GEORGIA INST OF TECH ATLANTA DIGROUP DATA REDUCTION SYSTEM. (U) JUN 78 J B O'NEAL F/G 17/2 AD-A056 986 F30602-75-C-0118 RADC-TR-78-139 UNCLASSIFIED NL 1 OF 3 AD 4056986 Marie Marie Marie Ø 魙 祖弟带 是四

Q RADC-TR-78-139 RADC
Phase Report.

DIGROUP DATA REDUCTION SYSTEM,

North Carolina State University



AD NO.

F3\$6\$2-75-C-\$118

Approved for public release; distribution unlimited

(b) 9567 (7) \$\phi\$\$

ROME AIR DEVELOPMENT CENTER
Air Force Systems Command
Griffiss Air Force Base, New York 13441



78 07 27 009

mt

This report contains a large percentage of copy which is not of the highest printing quality but because of economical consideration, it was determined in the best interest of the government that they be used in this publication.

This report has been reviewed by the RADC Information Office (OI) and is releasable to the National Technical Information Service (NTIS). At NTIS it will be releasable to the general public, including foreign nations.

RADC-TR-78-139 has been reviewed and is approved for publication.

APPROVED:

JACOB SCHERER Project Engineer

APPROVED:

JOSEPH J. NARESKY

Chief, Reliability & Compatibility Division

FOR THE COMMANDER:

JOHN P. HUSS

Acting Chief, Plans Office

If your address has changed or if you wish to be removed from the RADC mailing list, or if the addressee is no longer employed by your organization, please notify RADC (RBC) Griffiss AFB NY 13441. This will assist us in maintaining a current mailing list.

Do not return this copy. Retain or destroy.

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Date Entered)

REPORT DOCUMENTATION PAGE	READ INSTRUCTIONS BEFORE COMPLETING FORM
REPORT NUMBER 2. GOVT	ACCESSION NO. 3. RECIPIENT'S CATALOG NUMBER
RADC-TR-78-139 √	
. TITLE (and Subtitle)	5. TYPE OF REPORT & PERIOD COVERED
DIGROUP DATA REDUCTION SYSTEM	Phase Report
	6. PERFORMING ORG. REPORT NUMBER N/A
7. AUTHOR(a)	8. CONTRACT OR GRANT NUMBER(s)
J.B. O'Neal, Jr.	F30602-75-C-0118
PERFORMING ORGANIZATION NAME AND ADDRESS	10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS
North Carolina State University	
Raleigh NC 27650	920% 95670018
1. CONTROLLING OFFICE NAME AND ADDRESS Rome Air Development Center (RBC)	12. REPORT DATE June 1978
Griffiss AFB NY 13441	13. NUMBER OF PAGES 206
14. MONITORING AGENCY NAME & ADDRESS(II dillerent from Co	ntrolling Office) 15. SECURITY CLASS. (of this report)
Same	UNCLASSIFIED
	15a. DECLASSIFICATION DOWNGRADING N/A SCHEDULE
16. DISTRIBUTION STATEMENT (of this Report)	
Approved for public release; distributio	n unlimited.
17. DISTRIBUTION STATEMENT (of the abstract entered in Block	20, if different from Report)
Same	
18. SUPPLEMENTARY NOTES	
RADC Project Engineer: Jacob Scherer (R	BC)
9. KEY WORDS (Continue on reverse side if necessary and identify speech transmission digital encoding adaptive differential PCM speech compression	y by block number)
20. ABSTRACT (Continue on reverse side if necessary and identify	by block number)

20. ABSTRACT (Continue on reverse side if necessary and identify by block number)

This report describes the design and construction of a Digroup Data Reduction (DDR) system. The DDR system compresses the bit rate of two TI PCM telephone speech carrier systems down into a 1.544 mb/sec bit stream normally occupied by one Tl carrier system. The DDR system uses a combination of Differential PCM (DPCM) and Time Assignment Speech Interpolation (TASI) to accomplish this 2:1 compression task. The report contains design details of the prototype model. The prototype was constructed using standard TTL logic.

DD 1 JAN 73 1473

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Date Entered)

RITY CLASSIFICATION OF THIS PAGE(When	n Data Entered)
	CATE Deposits reset transport account of
	CATE DESIGNATE RESERVE A CONSTRUCTION OF THE PROPERTY OF THE P
	Ann all the property of the contract of the co
	Ann all the property of the contract of the co
	And the desired and the control of t
	And the designation of the control o
	And the desirable serve of the
	The silver was become and a supplied to the same
	The silver and be continued in a major and in the second of the second o
	Ann the desiration was an end and a second state of the second sta

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

PREFACE

This effort was conducted by North Carolina State University under the sponsorship of the Rome Air Development Center Post-Doctoral Program. Mr. John Stacy of RADC was the task project engineer and provided overall technical direction and guidance.

J.B. O'Neal, Jr. directed this research and the preparation of this report at NC State University. The authors of the report are J.B. O'Neal, Jr., G.A. Williamson, T.R. McPherson, R.P. Gooch, R.B. Martin and M.W. Howard.

The RADC Post-Doctoral Program is a cooperative venture between RADC and some sixty-five universities eligible to participate in the program. Syracuse University (Dept. of Electrical Engineering), Purdue University (School of Electrical Engineering), Georgia Institute of Technology (School of Electrical Engineering), and State University of New York at Buffalo (Dept. of Electrical Engineering) act as prime contractor schools with other schools participating via sub-contracts with the prime schools. The U.S. Air Force Academy (Dept. of Electrical Engineering), Air Force Institute of Technology (Dept. of Electrical Engineering), and the Naval Post Graduate School (Dept. of Electrical Engineering) also participate in the program.

The Post-Doctoral Program provides an opportunity for faculty at participating universities to spend up to one year full time on exploratory development and problem-solving efforts with the post-doctorals splitting their time between the customer location and their educational institutions. The program is

totally customer-funded with current projects being undertaken for Rome Air Development Center (RADC), Space and Missile Systems Organization (SAMSO), Aeronautical Systems Division (ASD), Electronic Systems Division (ESD), Air Force Avionics Laboratory (AFAL), Foreign Technology Division (FTD), Air Force Weapons Laboratory (AFWL), Armament Development and Test Center (ADTC), Air Force Communications Service (AFCS), Aerospace Defense Command (ADC), HQ USAF, Defense Communications Agency (DCA), Navy, Army, Aerospace Medical Division (AMD), and Federal Aviation Administration (FAA).

Further information about the RADC Post-Doctoral Program can be obtained from Jacob Scherer, RADC/RBC, Griffiss AFB, NY, 13441, telephone AV 587-2543, COMM (315) 330-2543.

ATIS	White Section	w \0
900	But! Section	
CHANNOUN JUSTIFICAT		0
O7	TION/AVAILABILITY	001E3
OY DISTRIBU	TION/AVAILABILITY (

TABLE OF CONTENTS

																Page
1.	INTRODU	CTION			•	•			•							. 3
2.	THEORET	ICAL ASPE	CTS .						•							. 7
	2.1 2.2 2.3 2.4 2.5	Pulse Cod Adaptive Code Conv Time Assi Talker St	Diffe ersio gnmen	rent n t Sp	ial eech	Pul In	se	Cod	le i	Mod 	ula (7	ras	on (I)			. 8 . 15 . 16
3.	DDR SYS	TEM CONSI	DERAT	IONS												. 24
		Design . ADPCM Expected	DDR P	erfo	rmar	 nce	•		•			••	•	:	•	. 33
4.	COMPONE	NT DESIGN														
	4.5 4.6 4.7 4.8 4.9 4.10 4.11 4.12	The DDR S ADPCM Enc CAI Error Channel A Multiplex Demultipl Bit Strea Voice Swi PCM Adapt Signal Ex PCM Delay Transmitt Receiver	coder Corrussign er exer m Dec tch ive B tract	and section and soder soder son. smput	Decong (O	oder Code oces nal	Ext	crac	tio	on.						. 50 . 73 . 92 .107 .120 .128 .138 .148 .155 .156
APPI	ENDIX A	- Range D	istri	buti	on .		•	•	•		•	•	•	•	•	.177
APPI	ENDIX B	- The Ada	ptati	on S	trat	egy	·		•			•	•	•		.178
APPI	ENDIX C	- μ255-to PROMS.	-line		ode •					Tab				•		.179
APPI	ENDIX D							3 .3								.190

LIST OF FIGURES

1.1	Speech compression in a Tl environment for one direction of transmission		4
2.1	The Tl frame		8
2.2	General DPCM encoder		10
2.3	ADPCM encoder and decoder for a speech channel		13
2.4	Code conversion in the DDR system		17
2.5	A general TASI system [3]		19
2.6	The DDR frame		20
3.1	The Tl carrier frame		25
3.2	The DDR frame		26
3.3	Hardware oriented block diagram of the DDR system .		28
3.4	ADPCM block diagram		34
3.5	The limiting of the difference to the range using MTC		37
3.6	The mapping of the range into an 8-bit word using multiplication	•	38
3.7	Block diagram of a special purpose multiplication technique		41
3.8	The mapping of an 8-bit word into the range using multiplication	•	42
3.9	Comparison of Jayant's adaptation strategy and DDR adaptation strategy		44
3.10	ADPCM/TASI performance-most severe loading [1]	•	46
3.11	Source of speech clips in the DDR system		
4.1	Hardware oriented block diagram of the ADPCM encoder and decoder		52
4.2	Logic diagram of code conversion and DPCM circuitry for the DDR transmitter		54
4.3	Timing for transmitter code conversion and $\ensuremath{\mathtt{DPCM}}$	•	56
4.4	Logic diagram for receiver DPCM circuitry-card $\mbox{W.}$.		57
4.5	Receiver DPCM decoder timing		59
4.6	Linear-to-logarithmic code conversion at the DDR receiver		61
4.7	Logic diagram of linear-to-logarithmic code conversion at the DDR receiver		624
4.8	Timing for the linear-to-logarithmic code conversion at the DDR receiver		63

4.9	Clamp difference to range	65*
4.10	Clamp difference to range	66*
4.11	Divide by range - prepare L bit output	67*
4.12	Divide by range - prepare L bit output	68*
4.13	Reconstruct difference - adapt range	70*
4.14	Reconstruct difference - adapt range	71*
4.15	Receive - reconstruct difference	74*
4.16	Receive - reconstruct difference	75*
4.17	Receive - subtract range	76*
4.18	Plot of projected signal-to-noise ratio for DDR system versus the transmission error rate	77
4.19	Code performance as a function of Hamming distance	79
4.20	Plot of mean time between errors versus transmission	
	error rate, using various encoding methods	88
	CAI error correcting code implementation	91*
4.22	Block diagram of transmitter channel assignment processor	93
4.23	Logic diagram for transmitter channel assign- ment processor	95*
4.24	Timing for count, shift, and write pulses for the transmitter channel assignment processor	98
4.25	Timing for updating the channel assignment memory and latching the channel assignment message at the transmitter	99
4.26	Block diagram of receiver channel assignment	
		100
4.27	Logic diagram for receiver channel assignment processor	102*
4.28	Timing for count, shift, and write pulses for the receiver channel assignment processor	104
4.29	Timing for updating the channel assignment memory and latching the channel assignment message at the receiver	105
4 20		110*
		111
		112
	가 가 보다 하는데 하는데 가지 않는데 하는데 하는데 하는데 그 사람들이 되었다. 그 사람들이 되었다면 하는데	122*
	PC board for demultiplexer	
	BSCD schematic	
4.55	DOCD Schematic	TOT

4.36	BSCD PC board	33
4.37	DDR voice switches	.39
4.38	Voice switch	41
4.39	DDR voice switch schematic	42
4.40	Timing diagram for voice switch	47
4.41	Timer pulse diagram	48
4.42	De-skew buffer	.50
4.43	De-skew buffer circuit diagram	.51
4.44	De-skew buffer timing diagram	.52
4.45	Signaling extractor	.57
4.46	Signaling extractor timing	.58
4.47	Functional diagram of the PCM delay 1	.59
4.48	Timing diagram of PCM delay	.60
4.49	Circuit drawing #1 for PCM combiner/delay buffer 1	.61
4.50	Circuit diagram #2 for PCM combiner/delay buffer 1	.62
4.51	Circuit diagram #3 for PCM combiner/delay buffer 1	.63
4.52	Major data paths for transmit compute L board 1	.66
4.53	Major data paths for receive compute L board 1	.72

^{*} The original drawings for these figures have been reduced for publication in this report. These figures may therefore be difficult to use. Full-scale drawings of these figures are available from J.B. O'Neal, Jr., NC State University, P.O. Box 5275, Raleigh, NC, 27650.

1. INTRODUCTION

The purpose of this report is to document the design and construction of a prototype model of a Digroup Data Reduction (DDR) system. This system compresses the bit rate of two Tl PCM carrier terminals down into the bit rate normally required by one Tl carrier terminal. Each Tl carrier terminal encodes 24 speech channels into a 1.544 Mb/s aigital signal which is transmitted over a Tl repeatered line. The DDR system allows two Tl systems (48 speech channels) to operate over one Tl repeatered line. Fig 1.1 shows the operation of Tl carrier systems with and without compression by the DDR.

The DDR system described here uses a combination of Adaptive Differential Pulse Code Modulation (ADPCM) and Time Assignment Speech Interpolation (TASI). Compression systems of this type are called ADPCM/TASI. A previous report [1] describes a study done to determine which compression techniques seemed best suited to the DDR application. That study describes the theoretical work and computer simulation upon which the decision was made to use ADPCM/TASI for the DDR application. The current report describes the design and construction of a prototype model of this ADPCM/TASI system.

The concept of ADPCM is well known but its use with TASI has not been previously explored in any detail [1]. The TASI system itself has long been used on undersea analog cable transmission systems [2]. Two characteristics of speech enable the DDR system to perform the compression: (1) the user of a two-




Figure 1.1 Speech Compression in a Tl Environment for One Direction of Transmission

way communication system talks only about 38% to 45% of the time the system is off-hook--the duty factor is .38 to .45--and (2) most sequences of speech samples are slowly varying compared to the PCM sampling rate and are therefore somewhat predictable. There are times when the system is heavily loaded and more than 38% to 45% of the users in one direction are talking. ADPCM/TASI adapts to high activity by reducing the number of bits used to encode each sample value. By reducing the number of bits during periods of heavy loading, the DDR system degrades gracefully--all active channels get a time slot. This is significantly different from systems such as TASI or Speech Predictive Encoding Communications (SPEC), where high activity results in certain channels being frozen out or updated infrequently.

Since the DDR system is tailored to the statistics of speech, it may not operate well with non-speech signals such as voiceband data. The DDR system considered was arranged so that up to 6 of the 48 time-division-multiplexed Tl channels could pass through without modification. The time slots assigned to these channels would bypass the ADPCM/TASI operations and could therefore be assigned to data. This way of handling the data limits the utility of this system in networks where voiceband data and speech coexist on voicegrade channels.

Hardware implementation of the DDR system consisted of breaking the tasks into natural functional divisions, interfacing the functional blocks, construction, trouble-shooting, and documentation. The heart of the DDR hardware system consists of the

voice switch and ADPCM coder. The voice switch detects the presence of speech in order to take advantage of the low duty factor of speech by using the TASI concept. In turn, the ADPCM coder takes advantage of the predictability of speech in order to reduce the number of required bits.

The performance of the hardware DDR system--signal-to-noise ratios under various dynamic loading configurations and formal subjective tests--has not yet been evaluated; however, computer simulations of the concept showed no noticeable degradation.

2. THEORETICAL ASPECTS

2.1 Pulse Code Modulation (PCM)

The advantages of PCM are well known. Briefly, they are:
(1) PCM signals may easily be reshaped or regenerated in a noisy environment-the effect of noise in the transmission medium can be almost eliminated, (2) economical digital circuitry may be used, (3) easy encryption, (4) ease of multiplexing via time-division-multiplexing, and (5) noise may be minimized by appropriate coding of the signal. The crux of the matter is that high signal-to-noise ratios can be maintained on communication channels with low signal-to-noise ratios. These advantages are obtained at the cost of increased bandwidth requirements for the transmission channel.

In the Tl environment, speech or voiceband data signals that are bandlimited to approximately 3.2 KHz are sampled at slightly over the Nyquist rate--8000 samples/s. Then the samples are logarithmically quantized at 8 bits/sample, using a \$\mu^255\$ quantizer. The purpose of the logarithmic quantizer is to give the PCM coder a constant signal-to-quantizing noise ratio (S/Nq) over a wide range of signal levels. For a further discussion of logarithmic quantizers, see [5,6]. In addition to performing the PCM coding, the Tl system time-division multiplexes 24 speech or voiceband data channels into a single communications channel, resulting in a bit rate of 1.544 M bits/s. A typical Tl frame is shown in Figure 2.1.




Figure 2.1 The T1 Frame.

The sampling theorem indicates that a bandlimited signal can be reproduced perfectly at the receiver if sampled at a rate of twice the signal bandwidth. In any practical situation, the signal can not be perfectly bandlimited and the samples can not be represented with perfect accuracy. The latter problem usually dominates; hence, it is useful to consider the signal-to-quantizing noise ratio (S/N_q) as a performance criterion. For an n-bit μ 255 quantizer, the signal-to-quantizing noise ratio is simply [6]:

$$S/N_q = 6n - 10.1$$
 dB.

The constant, 10.1 in this equation depends on the companding rule. For the 8-bit Tl quantizer,

$$S/N_q = 6(8) - 10.1 = 37.9$$
 dB.

2.2 Adaptive Differential Pulse Code Modulation (ADPCM)

It is well known that sample-to-sample values of PCM encoded speech are correlated. This property allows speech samples to be predicted. Unfortunately, the autocorrelation function of

speech waveforms is non-stationary; however, the time variation is not large and the assumption of stationarity leads to the design of useful systems. A typical sampled autocorrelation function for speech at sampling intervals of 125 µsec. is given in Table 2.1 [7].

Table 2.1 Typical Autocorrelation Function for Speech

R(1)
1 .866 .554 .225

The motivation for using DPCM can easily be seen from the following calculations. Consider the DPCM encoder shown in Figure 2.2. Suppose the s_i are input speech samples with the autocorrelation function of Table 2.1. The linear predictor is of the form

$$s_i = \sum_{j=1}^{m} \alpha_j s_{i-j}$$

neglecting quantizing noise, q_i , in the feedback loop. For telephone quality signal-to-noise ratios, $s_i >> q_i$. The purpose of the prediction is to make the variance of $(s_i - \hat{s}_i)$ smaller than that of s_i so that a lesser number of bits will be required for quantization, i.e., minimize

$$\sigma_{d_{i}}^{2} = E\{(s_{i} - \hat{s}_{i})^{2}\}\$$

$$= E\{(s_{i} - \sum_{j=1}^{m} \alpha_{j} s_{i-j})^{2}\}\$$




Figure 2.2 General DPCM Encoder

by choosing the appropriate α_j . This minimization can easily be done by taking the partial derivative of $\sigma_{d_i}^2$ with respect to α_j for j=1 to m, setting the resulting equations equal to zero, and then solving the m equations for m unknowns. Carrying out this procedure for m = 1,2,3 gives the α_j of Table 2.2.

Table 2.2 Predictor Coefficients for Speech

Predictor	αη	α ₂	α ₃
one-tap	.866		
two-tap	1.545	7837	
three-tap	1.936	-1.553	.4972

The signal-to-quantizing noise ratio can be expressed as:

$$S/N_q = E{s_i^2}/E{q_i^2} = 1/\sigma_{d_i}^2Q(n)$$

where $Q(n) = \sigma_{q_i}^2/\sigma_{d_i}^2$ is a characteristic of the quantizer. If the predictor were not present, the sequence s_i would be quantized since $s_i = d_i$ in this case and the signal-to-quantizing noise ratio would be

$$S/N_q = 1/Q(n)$$
.

Hence the signal-to-noise ratio improvement, SNI, from prediction is

SNI = -10 log
$$\sigma_{d_i}^2$$
 dB.

Table 2.3 gives the SNI for the three predictors described above.

Table 2.3 SNI for Various DPCM Predictors with Speech Input

Predictor	SNI	(dB)
one-tap two-tap three-tap	6.02 10.2 11.4	

The improvement from one-tap to two-tap is not large and, as a practical matter, is further reduced by the nonstationarity of the speech signal. Also the three-tap predictor is very sensitive to variations in R(i) and would require much more hardware than the one-tap predictor. Hence, the one-tap predictor was picked for the DDR system. Furthermore, an $\alpha_1 = 0.875$ is used for even more simplicity. Since 1 - (1/8) = 0.875, the multiplication only requires a shift right and subtract. Figure 2.3 shows the resulting ADPCM encoder and decoder.

The SNI for this coder can be calculated using Table 2.1:

$$\sigma_{d_{i}}^{2} = E\{(s_{i} - \alpha_{1}s_{i-1})^{2}\}$$

$$= (1 + \alpha_{1}^{2}) E\{s_{i}^{2}\} - 2\alpha_{1}E\{s_{i}s_{i-1}\}$$

$$= (1 + \alpha_{1}^{2}) R(0) - 2\alpha_{1}R(1)$$


$$= 0.250$$

therefore.

SNI = -10 log
$$(\sigma_{d_i}^2)$$

= 6.02 dB.

The quantizer used in the ADPCM encoder is fashioned after



. ,

Figure 2.3 ADPCM Encoder and Decoder for a Speech Channel

that of Jayant [8]. Adaptation is termed instantaneous since the current quantizer stepsize Δ_i is a multiple of the last; i.e.,

$$\Delta_{i} = M(abs(d_{i-1} + q_{i-1})) \cdot \Delta_{i-1}.$$

The optimum multipliers have been determined for speech by Jayant and are not critical. The DDR system uses multipliers based on a 32 level (5-bit) quantizer. Table 2.4 gives a comparison of the multipliers suggested by Jayant and those used in the DDR simulations and hardware. The 2^{1/8} rule allows a

Table 2.4 Multipliers Used in the Adaptation Strategy

d ₁₋₁ + q ₁₋₁	Jayant M	DDR M = (2 ^{1/8})k	k
0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1111	.9 .9 .9 .95 .95 .95 .95 1.2 1.5 1.8 2.1 2.4 2.7 3.0 3.3	.917 .917 .917 .917 .917 .917 .917 1.189 1.542 1.834 2.181 2.378 2.594 3.084 3.364	-1 -1 -1 -1 -1 -1 -1 2 5 7 9 10 11 13 14

simple indexing scheme for looking-up the next stepsize. Since the DDR system allocates from 3 to 8 bits to a given channel, only the 5 most significant bits of $d_{i-1} + q_{i-1}$ were used in the

simulations. The hardware system used a variable number of bits to look-up multipliers that are an interpolated version of Table 2.4. For further details of the hardware quantizer, see chapter 4.

Performance of the ADPCM coder was evaluated by simulation and is in [1]. At this point, it is worth noting that Jayant's results suggest an S/N_q of 27 dB for ADPCM with a 5-bit quantizer (Ref. 8). This is slightly below telephone quality; however, the DDR system should usually allocate more than 5 bits, as seen in Section 2.5, resulting in an S/N_q in the 30 dB plus range. Subjective tests indicate even better results as discussed in [1].

2.3 Code Conversion

The ADPCM coder considered above operates on a uniformly quantized input signal; however, the Tl system outputs logarithmically quantized sample values. An obvious solution to the problem is some sort of code conversion. The $\mu255$ quantizer uses a 15 segment linear approximation to the following companding function (Ref. 5):

$$F(x) = sign(x) \frac{ln(1 + \mu abs(x))}{ln(1 + \mu)} -l \le x \le 1, \mu = 255.$$

The DDR code conversion device must perform this function and its inverse on a finite set of digital input values. Table 2.5 gives the conversion rule where n is the 8-bit Tl output, \hat{y} is the linearly quantized speech sample at the encoder, y is the reconstructed linearly quantized speech sample at the decoder, and

Table 2.5 Code Conversion Table (Ref. 6) 8 bits μ =255

y + 33	n	ŷ + 33
lwxyzabcdefgh	lllwxyz	1wxyz10000000
Olwxyzabcdefg	110wxyz	01wxyz1000000
001wxyzabcdef	101wxyz	001wxyz100000
0001wxyzabcde	100wxyz	0001wxyz10000
00001wxyzabcd	Ollwxyz	00001wxyz1000
000001wxyzabc	010wxyz	000001wxyz100
0000001wxyzab	001wxyz	0000001wxyz10
00000001wxyza	000wxyz	00000001wxyz1

e is the error incurred in the transmission process, if any. The 33 is added to the y and \hat{y} entries in order to simplify the table. Figure 2.4 shows the place of code conversion in the DDR system. The 8-bit μ 255 to 14-bit uniform conversion can easily be implemented using a PROM; whereas, the reverse process requires special purpose digital circuitry. More details on code conversion hardware are given in Chapter 4.

2.4 Time Assignment Speech Interpolation (TASI)

The basic idea of Time Assignment Speech Interpolation (TASI), sharing of c transmission channels among n off-hook users is not new (Ref. 2 and Ref. 9). It has been used for many years on undersea cable. TASI takes advantage of the fact that a user of a communications channel talks, on the average, only about 38% to 45% of the time. For the remainder of the time, the user




Figure 2.4 Code Conversion in the DDR System

is either listening or pausing. The TASI function is performed by detecting the presence of speech with a voice switch, and assigning active channels a transmission time slot.

The degradation associated with TASI is twofold: (1) freezeout occurs when the number of active channels, n_A , exceeds the number of transmission channels, c, and (2) clipping occurs on the initial sounds in a speech burst. Subjective tests show that the maximum acceptable mutilation of initial plosives, stops, fricatives, and nasal constants is 50 ms (Ref.3). Freezeout occurs as a result of heavy loading while clipping is a result of: (1) detection time and (2) channel assignment processing time. The DDR system eliminates freezeout by using variable wordsize ADPCM. Speech clipping can be minimized somewhat by introducing delay in the voice switch. The voice switch processes the speech input t_D seconds before the ADPCM/TASI coder. Unfortunately, large t_D is not allowed because of echo problems.

A general TASI-type system is shown in Figure 2.5. The DDR system looks much the same with a few exceptions. In constructing the frame, the number of channel assignment, signaling, speech, voiceband data, and framing bits must be considered. At least once every 50 ms (400 frames) the channel assignment message must inform the decoder as to which channels are active. This requires 48/400 = 0.12 bits per frame. In order to minimize clipping due to channel assignment processing time, 2 bits per frame are sent, resulting in an update every 3 ms (24 frames).




Figure 2.5 A General TASI System (Ref. 3)

Since it is imperative that the DDR transmitter and receiver have the same channel assignment information, an error correction code of rate $\frac{1}{2}$ is used to protect the channel assignment message. Four information bits are sent, followed by four parity bits at the rate of four bits per frame. See Chapter 4 for further details of the error correcting code. In a Tl system, signaling is sent in the least significant bit of the 8-bit μ 255 word every sixth frame. Hence, 48/6 = 8 bits per frame must be allocated to signaling. One bit per frame is required for framing as in the Tl system and the remaining bits are shared between the n_D voiceband data and n_A active voice channels. Since the standard Tl frame has 193 bits, the bits available for

voice is

$$v_B = 180 - n_D \cdot 8$$

where

$$n_{D} = 0, 1, \dots, 6.$$

Figure 2.6 shows the frame for the DDR System.

8 bits	4 bits	(180-n _D ·8) bits	(n _D ·8) bits
Signaling	Channel Assignment	Speech bits	Voiceband data
	1	8 bits 4 bits Signaling Channel Assignment	T - T

Figure 2.6 The DDR Frame.

A critical part of any TASI system is a voice switch that can detect the presence of speech in a noisy environment. Many algorithms have been devised for detecting speech; one in particular is well suited to the DDR application (Ref. 10). It uses level detection and adaptive thresholds operating on \$\mu255\$ companded PCM. This switch shows no noticeable speech clipping, high immunity to false triggering, and fast adaptation to changes in noise and speech levels. For further details of the algorithms used and hardware switch, see Chapter 4.

2.5 Talker Statistics and Bit Allocation

Past studies have shown that the average speech activity factor, α , is in the range 0.38 to 0.45 and that the mean talk-spurt length--the time the voice switch is on--is exponentially

distributed with a mean, S, of approximately 1.5 s (Ref. 2, 3, 9, and 11). The traffic in the DDR simulations was generated using these properties. Stress on the DDR system for various loading conditions is difficult to estimate quantitatively; however, some indication of the loading can be obtained if the percent of time B bits is available is known. This can be calculated given the activity factor and loading configuration.

At any particular instant, the probability that the number of simultaneous talkers will equal or exceed c (where c is less than n) is given by the cumulative binomial expansion:

$$B(c, n; \alpha) = \sum_{x=c}^{n} \frac{n!}{x!(n-x)!} \alpha^{x} (1-\alpha)^{n-x}$$

where n is the total number of off-hook talkers and α is the speech activity factor (Ref. 9). Before using this to calculate the fraction of time B bits are available, ${}^{\varphi}_{B}$, bit allocation must be discussed. The maximum number of channels for which B bits will be available is given by

$$c_B = \langle v_B/B \rangle$$

where

$$v_{B} = 180 - n_{D} \cdot 8$$

as discussed in Section 2.4. <-> means integer part of. For a given number of active channels n_A and available voice bits v_B , two positive integers, k_1 and k_2 , must be found such that

$$k_1 \cdot L + k_2 (L+1) = v_B$$

in order to use all available bits. L is given by

$$L = \langle v_B/n_A \rangle.$$

Once this computation is done, bit allocation consists of giving the first k_1 active channels in a frame L bits and the last k_2 active channels L + 1 bits. On the average, channels toward the end of the frame will receive more bits than those at the beginning. Given a channel counter, k, that counts the active channels in a given frame period, the number of bits available, B, can be written symbolically as

$$B = \{ \begin{array}{ccc} L & k \leq k_1 \\ k > k_1 \\ 8 & \text{Selected data channels.} \end{array}$$

In the context above, channel 1 would receive L bits whenever active. Now $^{\varphi}_{B}$ for channel 1 can easily be calculated for various configurations. Two cases must be considered: (1) 8 bits are available as long as c_{8} or less channels are active, implying $^{\varphi}_{8}$ = 1 - B (c_{8} + 1, 48 - n_{D} ; $^{\alpha}$) and (2) B bits are available, where 3 \leq B \leq 7, as long as c_{B+1} < n_{A} \leq c_{B} implying $^{\varphi}_{B}$ = B(c_{B+1} + 1, 48 - n_{D} ; $^{\alpha}$) - B (c_{B} + 1, 48 - n_{D} ; $^{\alpha}$).

To show the effects of various loading configurations in the DDR system, three cases have been computed: (1) full loading with no data channels and a low activity factor; n=48, $n_D=0$, $\alpha=.38$, (2) full loading with some data channels and a moderate activity factor; n=48, $n_D=4$, $\alpha=.4$, and (3) full loading with all data channels and a high activity factor; n=48,

 $n_D=6$, $\alpha=.45$. Table 2.6 gives the resulting Φ_B . The large variation for various loading configurations points to the fact that an effective but dropping scheme like variable word length ADPCM is needed. Jayant indicates that his 5-bit ADPCM system is subjectively equivalent to 7-bit PCM (Ref. 12). Table 2.6 indicates that even under worst case conditions, 5 or more bits will be available 99.08% of the time. This means that the DDR system will perform as well as 7-bit PCM even under worst case conditions. Informal listening tests of speech from computer simulations of the DDR system have verified this. These computer simulations are covered in (Ref. 1).

Table 2.6 Fraction of Time B bits are Allocated for Various Loading Configurations

В	n=48 n _D =0 α=.38	n=48 n _D =4 α=.40	n=48 n _D =6 α=.45
8	0.8964	0.6126	0.2293
7	0.0870	0.2718	0.2235
6	0.0164	0.0979	0.4150
5	0.0002	0.0176	0.1230
4		0.0001	0.0092
3	0.	0.	0.

3. DDR SYSTEM CONSIDERATIONS

3.1 Design

The DDR system is designed to accept the outputs of and provide the inputs to two Tl carrier systems, as shown in Figure 1.1. A Tl carrier system is a 24 channel PCM telephone system widely used in long-distance commercial and military communications. Since the operation of the Tl system necessarily influences the DDR design, a description of its operation is required.

The Tl system accepts 24 telephone channels for transmission. Each 4 kHz line is sampled 8000 times a second. Each sample is quantized and encoded into an 8-bit, companded, signed magnitude word. These 24 8-bit words plus a framing bit for synchronization are combined to form a 193-bit frame as shown in Figure 3.1. Eight thousand 193-bit frames are transmitted each second yielding a bit rate of 1.544 M bit/sec. Every sixth frame the least significant bit of each channel is used for signaling (dialing, on/off hook, etc.). This Tl frame format is both the input to the DDR encode and the output of the DDR decode.

Several other properties of the Tl output must be considered. The repeater clocks are driven by the "ones" on the transmission line. A string of more than 14 zeros will allow the clock to drift excessively. The Tl solves this problem by preventing eight "ones" in any channel and

inverting the output. This allows a maximum of 14 zeros on the line (eq., ... 1000 0000 0000 0001...).

193 bits 125 µseconds

Voice o	channel bits	(192 bits)	Framing bit,
Channel 1	Channel 2		Channel 24
8 bits	8 bits		8 bits 1

Figure 3.1 The Tl carrier frame

The input to the Tl system is normally 24 channels of speech. However, it is possible that digital data will occur on the Tl channels — this data could be PCM encoded modem signals or it could originate as strictly digital data. Any signal of this type will not accept compression. The DDR system will require that this type of input appear only on no more than six designated channels. These channels when so designated will be handled as digital data and will bypass the ADPCM/TASI algorithm.

Finally, there is no requirement that two independent Tl systems be bit synchronous. However, to allow asynchronous inputs to the DDR would require extensive buffering. To eliminate this problem, the two Tl systems are required to be bit synchronous. This basically defines the DDR inputs and requirements.

The DDR must transmit signaling, channel assignment, voice data, dedicated data, and a framing bit. Fourty-eight

bits of signaling are received every sixth frame. The DDR must send eight bits per frame to send all the bits.

Channel Assignment Information (CAI) consists of the on/off status of 48 channels. This can be expressed using 48 bits.

A transmission rate of two bits per frame was selected to update CAI at the receiver every 3 msec. A rate ½ error correcting code raises this to four bits per frame. Each dedicated data channel requires eight bits per frame and each frame requires one framing bit. The rest is used for voice data. This DDR frame is shown in Figure 3.2.




Figure 3.2 The DDR frame

Each 193-bit frame has 180 bits available for data. If D is the number of dedicated data channels, 8D bits are used for dedicated data and 180-8D bits are used for voice data. The DDR shares the 180-8D bits among the up to 48-D active channels. For instance, with three dedicated data channels and 20 active voice channels, the 156 bits are assigned seven each for the first four channels and eight each for the remaining 16. When there are more than eight bits available per active channel, fill bits are inserted between the CAI bits and the voice data bits. The DDR frames are

transmitted 8000 times a second to yield a bit rate of 1.544 bits/sec, the same as the Tl's.

A block diagram of one direction of the DDR system is shown in Figure 3. 3. Each block is described in some detail below.

The inputs to the DDR encoder are the bit streams of two Tl carrier terminals labeled TlA and TlB. This system requires the two transmitters to be bit synchronous, a minor modification of the standard Tl system. This requirement may also impose certain physical limitations on the allowable separation of the Tl terminals; i.e., the physical length of a sync wire between them.

The output of TlA enters a modified Tl receive card labeled Receive A. This card establishes frame and decodes the serial bit stream into 8-bit parallel words. It also provides the input to the Sync and Timing block which extracts the required synchronization and timing for the entire DDR encode section.

The output of T1B enters another modified receive card labeled Receive B. Although this input is bit synchronous with T1A, it is probably not frame synchronous with T1A. The De-Skew Buffer is added to align the frames of the two inputs. This block detects any misalignment and delays the B signal until the frames are aligned. The Combiner receives 8-bit parallel words from both A and B Receive and interlaces them into a 48-channel frame. Each 8-bit




Figure 3.3 Hardware Oriented Block Diagram of the DDR System

parallel word is now available for 2.6 µsec to the rest of the encoder.

The voice switch examines each 8-bit word to determine whether or not voice is present on each of the 48 channels. The Echo Suppress block receives its input from the local DDR Decoder. This block increases the volume required to turn on a particular channel when that channel is on in the other direction. This reduces the possibility of the channel being on in both directions.

The Channel Assignment Update block keeps up with which channels have speech present and sends this information to the decoder. Since the encode and decode must stay in sync, the Channel Assignment Update block updates the status of a channel only after the information has been transmitted to the decoder.

The Channel Assignment Information (CAI) is critical to the proper interpretation of the data bits in the frame. Errors in this information will cause the loss of possibly all channels until the error is corrected. To insure the accurate transmission of this information, an error correcting system is used. The CAI Error Correcting Encoding block uses a correct one/detect two Hamming code [12] to generate four check bits for every four information bits. This system will correct all single errors and detect two errors out of each group of eight sent.

Bit Allocation computes the number of bits available for each channel (L) based upon the number of data channels

and the number of active voice channels. The # Data Channels Selector is a thumbwheel switch which can be dialed
from 0 to 6. The Channel Assignment Update block provides
the number of active voice channels to the Bit Allocation
block The Signaling Extractor block picks off the last
bit per word every sixth frame. These signaling bits are
stored and sent to the multiplexer eight bits per frame.

The voice data also enters the Delay block which delays the data a fixed amount from 0 to 10 milliseconds. The purpose of this delay is to reduce front-end clipping of speech bursts. For example, if 10 ms are required to detect the voice burst and the data is delayed 4 ms, only the first 6 ms are actually clipped. This does, however, introduce an overall 4 ms delay.

The Code Converter block changes the incoming 8-bit μ 255 companded words into 14-bit linear words. The μ 255 code is a signed magnitude code logarithmically compressed to expand its dynamic range. The linear code is a 14-bit two's complement number. This conversion is necessary since the ADPCM algorithm is designed to operate on a linear code.

The ADPCM block applies this algorithm to the 14-bit incoming signal to produce an L-bit output which carries almost all the information to the decoder. L, which varies from eight to three as a function of loading, is supplied by the Bit Allocation block.

The Multiplexer block combines into each frame the signaling, CAI, voice data from the ADPCM block, and the dedicated data which bypasses the ADPCM algorithm. It adds the framing bit from TIA to complete the 193-bit frame. This output is converted to a standard bipolar TI format for transmission over a regular 1.544 Mbit per second digital line.

The DDR Decoder receives the 1.544 Mbit per second bit stream into the Receive D block. Here the receive card converts the bit stream to unipolar and syncs on the framing bits. The Sync and Timing block generates the required timing and sync pulses for the remainder of the decode side.

The Bit Stream Decoder divides each frame into signaling, channel assignment, voice data, and dedicated data. The voice data bits are grouped into L-bit words and output at the proper time as an 8-bit word with zero fill. The channel assignment bits are output to the CAI Error Correcting block where most transmission errors are corrected. This corrected CAI is used by the Channel Assignment Update block. The Bit Allocation block uses the updated CAI and the number of data channels from the # Data Channels Selector to compute the number of bits per channel (L).

The ADPCM block performs the decode algorithm on the voice data words to generate a 14-bit linear code like the one at the transmitter. The Code Converter changes this back to an 8-bit $\mu 255$ companded code as used by the

T1 systems. Finally, the De-Multiplexer reconstructs the two T1 frames for output. The voice channels are deinter-laced, the signaling is added, and the framing bit is reproduced. The outputs of the DDR Decode are almost identical to the inputs to the DDR Encode.

3.2 ADPCM

The function of the ADPCM encoder is the conversion of 8-bit companded speech samples into an L-bit adaptive differential signal. This is accomplished using the functional diagram shown in Figure 3.4.

The input to the coder is an 8-bit word every 2.6 usec. This companded speech sample is converted to a 14-bit two's complement linear number as required by the ADPCM algorithm. The first summing node subtracts the prediction from the sample to give the difference to the quantizing This process begins by limiting this difference to the current quantizing range which adapts as required. Next this range is mapped to an 8-bit word using multipli-The L most significant bits (L varies from eight to three as a function of loading) are sent to the decoder. These L most significant bits are used at the encoder and decoder to reconstruct an 8-bit word which is then mapped back to a 15-bit difference. This reconstructed difference is added to the prediction to form the reconstructed sample. At the decoder this sample is converted back to an 8-bit companded word and is sent to a Tl receiver where it is decoded. Both the transmit and receive sides multiply this sample by .875 to form the prediction for the next The L-bit output is also used to adapt the range. When the output approaches the limits of the quantizer the range number is increased. When the output falls within the




Figure 3.4 ADPCM block diagram

middle 50 percent of the range, the range number is decreased. The range is stored on a PROM which is addressed by the range number.

This requires the processing of 48x8000 samples per second or one every 2.6 µsec. This requires the storage of the prediction and the range number for each channel. The only requirement made on the rest of the sys em is speed. This led to a mostly asynchronous design described in Figure 3.4. The implementation of the ADPCM coder required the development of some special numerical techniques. These will be developed before the actual algorithm is discussed.

A useful numbering system in digital work is the two's complement system. Positive numbers are represented by a zero followed by the number's magnitude, i.e., +5 is 0101.

Negative numbers are represented by a one followed by the magnitude minus one, inverted. For example, -5 is

1 binary (5-1) or 1 binary 4 or 1 100 or 1011. A variation of this, called Modified Two's Complement (MTC) uses a one for the first bit of positive numbers and a zero for negative numbers. Table 3.1 shows a comparison of the techniques.

MTC appears to be a non-signed binary number. This makes it an appropriate numbering system for use in mapping by multiplication as will be seen later.

Table 3.1 A comparison of decimal, binary, two's complement, and modified two's complement numbering systems

Decimal	Binary	Two's Complement	MTC
+3	+ 11	011	111
+2	+ 10	010	110
+1	+ 1	001	101
+0	+ 0	000	100
-1	- 1	111	011
-2	- 10	110	010
-3	- 11	101	001
-4	-100	100	000

An adaptive system requires an adapting quantizer whose range of operation varies with the statistics of the signal. The largest range must accommodate the largest possible signal and the smallest range should provide finely spaced levels for small amplitude signals. Sixty-three discrete ranges were chosen from ± 72 to ± 14848 . Each range was assigned a range number from 0 to 62. The ranges are spaced uniformly on a logarithmic scale approximately two to the one-eighth $(2^{\frac{1}{8}})$ apart. For a list of these ranges, see Appendix A.

The first step in the ADPCM algorithm is the subtraction of the prediction from the current sample. The code converter outputs a 14-bit two's complement linear representation of the current sample. The prediction is subtracted from the current sample using two's complement arithmetic. This requires simply inverting the prediction and adding it and one to the current sample. The output is a 15-bit two's

complement number representing the difference to be quantized. Finally, the sign bit is inverted to change to the MTC numbering system.

This difference must now be limited to the current range of the quantizer. Figure 3.5 shows how this is done in MTC.




Figure 3.5 The limiting of the difference to the range using MTC

100

The difference is now expressed as a 15-bit MTC number. The range is centered about 100 000 000 000 000. The limits of the range are expressed as $40000_8 \pm \frac{\text{range}}{2}$. Thus, the smallest range limits are $40000_8 \pm 74_{10}$ or 40110_8 and 37670_8 . First, the smaller of the difference and the upper range limit is chosen. This eliminates positive differences that are too large. Next, the upper range limit is added to the number chosen. This maps the range into the numbers

from zero to the range size. If no overflow is detected, the difference is set to zero. This process clamps the difference to the range and maps the range into the numbers starting at zero.

This 15-bit MTC number representing the difference must now be quantized to eight bits or one of 256 levels. Since the range of the difference is from zero to the range size, multiplication by $\frac{256}{\text{range size}}$ will map the range into a number from zero to 255. This is shown in Figure 3.6.




Figure 3.6 The mapping of the range into an 8-bit word using multiplication

This multiplying must be done 8000 samples x 48 channels per second or every 2.6 µsec. Time must also be allowed for other operations, leaving only about 500 nanoseconds for this multiplication. The simplest technique, shifting and

adding, is not fast enough for this. A combinational multiplier is expensive and would draw one amp at 5 volts. Using discrete chips would require 60 4-bit adders and a large number of shifters. The method selected requires 12 adders and 12 multiplexers. It involves selecting the range sizes such that neither they nor their reciprocals have more than four ones in their binary representation. Since

$$\frac{256}{\text{range size}} = 10000000_2 \times \frac{1}{\text{range size}},$$

the multiplier in this operation will never have more than four ones. Now only four 16-bit numbers need be added to effect the multiplication.

The next constraint on the range sizes is that they all be powers of two times the smallest eight range sizes. Since the range sizes were spaced about $2^{\frac{1}{8}}$ apart, this is already done. This constraint allows us to multiply by one of eight numbers and shift the result to obtain the proper power of two. The smallest eight range sizes and their reciprocals are listed in Table 3.2.

Clearly no number has more than four ones. Also, it happens in the reciprocals, that no number has a one in both the third and fifth place, or in both the fourth and sixth place. The first bit is always one, and no more than a single one occurs in digits two, seven and eight. This means that, when multiplying by $\frac{256}{\text{range size}}$, we can always add the nultiplican and the multiplican shifted right by either two

Table 3.2 A list of the eight smallest ranges and their reciprocals

Range #	Range Size	Binary Range Size	Binary Reciprocal x 256
0	144	10010000	1.1100100
1	152	10011000	1.1011000
2	164	10100100	1.1001000
3	184	10111000	1.0110010
4	200	11001000	1.0100100
5	216	11011000	1.0011000
6	232	11101000	1.0001101
7	256	10000000	1.0000000
8	288	10010000	0.1110010
	Digit	12345678	12345678

or four places. Likewise, we can add the multiplican shifted right either three or five places and the multiplication shifted right by either one, six, or seven places. The sum of these subtotals is the difference times $\frac{256}{\text{range size}}$. The powers of two are taken care of by shifting the multiplican left an appropriate amount before multiplying. Figure 3.7 gives a functional diagram of this multiplication technique. Control of the shifting operations is derived from the range numbers using combinational logic.

The 8-bit output word of the multiplier is next reduced to L bits. L is the number of bits permitted per sample. It varies from eight under light loading to three under the most severe loading. All but the L most significant bits are changed to zero. This new 8-bit word is sent to the multiplexer which picks off the L most significant bits and sends them to the decoder.




Figure 3.7 Block diagram of a special purpose multiplication technique

The encoder, in order to send the proper difference signal, must reconstruct the signal just as the receiver does. This begins by transforming the 8-bit word sent to the multiplexer back to what it most likely was before truncation. This is done by putting a one in the L+lth most significant place, which corrects for truncation to L bits.

Mapping the 8-bit word back to the 15-bit difference is done in a manner almost identical to the 15- to 8-bit mapping. First, the 8-bit word is multiplied by $\frac{\text{range size}}{256}$, then the upper range limit is subtracted from that number to yield the reconstructed difference. This is shown in Figure 3.8.




Figure 3.8 The mapping of an 8-bit word into the range using multiplication

The reconstructed difference is now added to the prediction to get the reconstructed sample. This is the same value the decoder will have if no transmission errors occur. This value is stored in a memory while the other 47 channels are being processed. It is then recalled and multiplied by .875 to form the next prediction. This completes the loop.

The range adaptation procedure is examined next.

The encoder and decoder must use the same range size to properly interpret the signals. The only information shared by the encoder and decoder is the L-bit output. To eliminate the requirement to transmit the range sizes, one must base the range adaptation on the current L-bit output.

The range adaptation strategy is the one recommended by Jayant [8] modified slightly. He changes his step sizes by multiplying by some factor based on the magnitude of the five most significant bits. Since DDR range sizes are powers of $\frac{1}{2^8}$ times the smallest range size, it is restricted to multiplying by powers of $2^{\frac{1}{8}}$. Also, the multipliers are based upon the L most significant bits. Finally, since the range sizes are numbered, changes are made in the range size by adding to or subtracting from the range number. Figure 3.9 shows the similarity of the two methods. A list of the entire adaptation strategy appears in Appendix B.

The implementation of the algorithm simply requires that the range number be updated after the L-bit output. The output addresses a ROM which supplies the range number adjustment. The new range number is stored in a memory.




Figure 3.9 Comparison of Jayant's Adaptation Strategy and DDR Adaptation Strategy

During the processing of the next sample, the new range number addresses a ROM which outputs the new upper range limit. The receiver works in the same manner.

3.3 Expected DDR Performance

The expected performance of the DDR system based upon computer simulations [1] and design considerations is summarized in this section. The performance of the prototype system has not yet been experimentally determined but it is expected to follow the expected performance. The criteria for evaluating the performance are the signal-to-noise (S/N) ratio, bandwidth, ability to handle modems, overall delay, speech clipping, idle channel noise, and susceptibility to line errors. The performance with respect to each criterion is discussed below.

The most commonly used indicator of performance for this type of system is the S/N ratio. The Tl system achieves a S/N ratio of about 36 dB. Computer simulations show that under light loading the DDR system achieves a S/N ratio of 34 dB [1]. The noise power from two independent sources can be added in the following manner to obtain an overall S/N ratio:

$$s/N_{\text{overall}} = -10 \log_{10} \left(10^{-\frac{S/N_1}{10}} + 10^{-\frac{S/N_2}{10}}\right).$$

Assuming independent noise sources, the overall S/N ratio at the receiver would be 31.9 dB, or a loss of 4.1 dB caused by the DDR system. The most severe loading (six dedicated data channels and 42 off-hook voice channels) reduces the S/N ratio at the receiver by only 1 dB. This is shown in Figure 3.10.




Figure 3.10 ADPCM/TASI performance—most severe loading [1] These S/N ratios are long-term (2 to 4 second) averages and are not necessarily an accurate reflection of subjective quality. For instance, a long period at 36 dB followed by a short burst of 25 dB may average 34 dB but sound worse than a constant 34 dB. Although the short-term performance of the system is not well defined, limited simulations have not shown this to be a problem.

The bandwidth transmitted by the Tl system is limited by the sampling rate of 8000 samples per second to 4000 Hz. Since the DDR also transmits 8000 samples per second, the bandwidth will be unaffected. However, the performance of the ADPCM algorithm is frequency dependent. Since only the difference is sent, low frequency signals are transmitted more accurately than high frequency signals. This is acceptable for speech because most of the energy is in the lower frequencies and the higher frequencies are already noiselike.

Nowever, modems, which use the center frequencies of the voice channel, will probably operate poorly with the ADPCM algorithm. For this reason the DDR is designed to accept up to six channels of dedicated data which bypass the ADPCM algorithm. This requires the manual setting of a switch at each end of the system. The format of this data is unrestricted. Each data channel may contain 64,000 bits/sec.

The use of TASI in this system requires the examination of the performance with respect to speech clipping, delay, and idle channel noise. Speech clipping is the failure to transmit the initial portion of a speech burst. Table 3.1 shows the effect of various amounts of clipping.

Table 3.1 Effect of various clip lengths [10]

Length of Clip	Effect
Less than 15 ms	Imperceptible
Less than 30 ms	Does not affect the articulation of fricatives
Less than 40 ms	Does not affect the articulation of semivowels
More than 50 ms	Significantly reduces articulation

The length of the speech clipping is a function of three factors: voice switch delay, channel assignment delay, and in-line delay. These are shown in Figure 3.11.




Figure 3.11 Source of speech clips in the DDR system

The voice switch delay is the length of time it takes the voice switch to detect speech. This is always less than 20 ms [10]. The channel assignment delay is the length of time it takes to transmit to the receiver the fact that a particular channel is active. This takes between .5 and 3 ms. These two delays are cumulative. The in-line delay simply delays the speech a selectable amount from 0 to 10 ms. This reduces the speech clipping by the amount of the delay, but introduces overall delay into the system. This delay can increase the severity of echos in the system. A compromise of about 4.5 ms should render the speech clipping imperceptible.

Since the DDR does not transmit when no voice is present on a channel, there will essentially be no idle channel noise. This is a problem only when there is background noise on the input signal. The turning on and off of this noise with the speech is noticeable and somewhat objectionable. This problem can be solved by adding noise at the receiver when no speech is present, but this is not done in the current DDR design.

The effect of transmission errors is considered next.

The removal of redundancy in a signal tends to increase its susceptibility to errors. Since the signaling and dedicated data is transmitted bit-for-bit, they will neither be more or less affected by errors. The channel assignment information is protected by an error correcting code which will correct more than 99 percent of the errors. Since 8-bit ADPCM is

subjectively less susceptible to errors than 8-bit PCM [13] the DDR will be less affected by errors under light loading. However, as the bits per sample drops below eight, the voice data will become more susceptible to errors than PCM.

The performance of the DDR is expected to closely approach the design objective of transparency. The actual performance of the system as built will be determined in the near future.

each of the blocks in F gure ? 3 is discribed. Many

HORD a meaning test enswores out to resignose a evis

4. COMPONENT DESIGN

4.1 The DDR Shelf

The DDR system was built in a standard T1 carrier shelf so it has the same dimensions as an ITT 324 T1 carrier terminal. It occupies 14" of vertical space on a standard 19" rack. Existing T1 common equipment cards were used where ever possible. The system was constructed primarily from TTL ICs - standard TTL and low power Shottky TTL was used. The system described here is a prototype model built to determine the feasibility of such a system. Future models of this system could occupy much less space and utilize microprocessor technology. In what follows each of the blocks in Figure 3.3 is described. Many of the schematic diagrams in this chapter may be difficult to use because they have been reduced to standard 8½x11" size. A complete set of full-sized schematic diagrams is available from J.B. O'Neal, Jr., NC State University, PO Box 5275, Raleigh, NC. 27650. A complete set of drawings will be furnished on request to anyone demonstrating an official need for their use.

4.2 ADPCM Encoder and Decoder

In the DDR system ADPCM must be performed on all 48 channels. Digital voiceband data channels are processed but their ADPCM output is ignored by the multiplexer. The following paragraphs give a description of the hardware that implements DPCM.

Figure 4.1 shows how the hardware code conversion and ADPCM might be implemented in the DDR system. The DPCM operation at the transmitter consists of the two summing nodes, a 0.875 multiplier, and a unit delay memory. Two's complement binary arithmetic is used so that the additions and subtractions at the summing nodes can be implemented with available 4-bit adders. Since 0.875 = 1 - (1/8), the multiplication can be performed by hardwiring a shift right operation into a bank of adders. For example, consider the two's complement number

011011.

A shift right operation, with sign extension, gives
000011.

Subtraction from the original number in two's complement is done as follows:

011011 (original)
+ 111100 (right shifted and inverted original)

1 010111 (neglect carry)
+ 1 (for two's complement subtraction)

011000 (answer).

Since 011011_2 is 27_{10} and $(.875)(27) \approx 24_{10} = 011000_2$, the answer checks. The unit delay can be easily implemented using a properly addressed RAM.

DPCM at the receiver consists of a summing node, a multiplier, unit delay memory and overflow circuitry. The summing node is implemented using the same type of two's complement addition as




Figure 4.1 Hardware Oriented Block Diagram of the ADPCM Encoder and Decoder

the transmitter. Multiplication and delay hardware is identical to that of the transmitter. The need for overflow circuitry arises from the fact that errors due to a noisy channel may cause abs (d_i) to be excessively large. The overflow circuitry clamps s_i at the receiver to the top or bottom of its range.

Figure 4.2 gives a logic diagram of the code conversion PROM and the DPCM circuitry at the transmitter. PROMS dl and d3 output a 14-bit linearly coded two's complement speech sample. This binary number is subtracted from the prediction, Σ_1 of Figure 4.1, by adders d9, d10, d11, and d12. Since the quantizer at the encoder and decoder uses modified two's complement, the most significant bit of binary words received from or sent to the quantizer must be inverted. The output of these adders is processed by the adaptive quantizer. Adders d49, d50, d51, and d52 add the reconstructed difference, RC, back to the prediction in order for the next prediction to be made. Since the prediction, XP, is stored in inverted form, inverters d53, d54, and parts of d55 are used to re-invert the signal for addition to RC. Adders d33, d34, d35, and d36 combined with inverters d55, d41, and d42 perform the 0.875 multiplication discussed above. The output of these adders is the next prediction. Latches d25, d28, and d29 prevent race conditions by latching the next prediction before the RAM write pulse occurs. RAMS dl7 and dl9 output the prediction during the first seven-eighths of a channel's address time and store the next prediction during the last one-eighth of a channel's addressing time. The 48 addresses, 0-47, are

THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDC





Figure 4.2 Logic Diagram of Code Conversion and DPCM Circuitry for the DDR Transmitter

taken from the voice switch timing as is System Latch 2. One-shot d21 provides a write pulse for all RAMS in the ADPCM encoder. Figure 4.3 gives the timing for the RAM addressing and writing in addition to data valid times. Note that: (1) adders d33 and d9 have their carry-in input tied high for two's complement subtraction and (2) the channel assignment information is stored in RAM d19.

The DPCM decoding hardware is similar to that of the transmitter as shown in Figure 4.4. Reference to Figure 4.1 may be helpful in realizing the functions of the various components. Adders w1, w2, w3, and w4 add the reconstructed difference to the prediction, PRC. The output of these adders, the reconstructed linearly encoded speech sample, is clamped to a 14-bit range when overflow is detected. Overflow can be detected by extending the sign bit on the prediction and reconstructed difference so that 16-bit words are added. The three most significant bits of the result can be used to detect positive or negative overflow as given in Table 4.1 The don't care states arise since 011 and


Table 4.1 Overflow at the ADPCM Receiver

Bit 16	Bit 15	Bit 14	+ Overflow	- Overflow
0 0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0	0 1 1 d 0 0	0 0 0 0 d 1 1



Timing for code conversion and DPCM Transmitter Card-d

Figure 4.3 Timing for Transmitter Code Conversion and DPCM



100 can never occur. Karnaugh map techniques give the following logic equations:


- + Overflow = Bit 16 · Bit 15 + Bit 16 · Bit 14
- Overflow = Bit 16 · Bit 15 + Bit 16 · Bit 14.

Logic elements w19/1-w19/3, w20/1,w20/2, w21/3 and w21/4 implement these equations. NOR gates w9-w14, w21/1 and w21/2 force the reconstructed speech sample to be all 1's if positive overflow occurs or all 0's if negative overflow occurs. The 0.875 multiplication, latching, and delay memory is identical to that of the transmitter as is evident from Figure 4.4. The read and write timing is also identical as seen from Figure 4.5. The important output of this circuitry is the reconstructed linearly encoded speech sample which is used by the code converter to form the 8-bit µ255 speech sample. Upon construction of RS at the receiver, the DPCM function is complete.

CODE CONVERSION enables the ADPCM encoder to operate on linearly encoded speech samples.

A μ 255-to-linear conversion is required at the transmitter and a linear-to- μ 255 conversion is required at the receiver. Table 2.5 and Figure 2.4 indicate how the code conversion is performed in the DDR system.

Hardware implementation is quite different depending on the direction of the implementation. At the transmitter, an



DPCM DECODER TIMING CARD W

Figure 4.5 Receiver DPCM Decoder Timing

8-bit µ255 word must be converted into a 14-bit linear sample.

A PROM configuration of 256 by 14 is needed in order to accomplish the conversion and output two's complement numbers to the DPCM encoder. Figure 4.2 shows how this is implemented in the DDR system, using two commercially available 256 x 8 PROMS, d1 and d3. These PROMS were programmed with a PROM burner that was interfaced to an AGT 30 computer. Appendix C gives a complete listing of the PROM contents as derived from Table 2.5.

Memory requirements prohibit the linear-to-µ255 conversion from being implemented with a PROM. The 14-bit input and 8-bit output requires a configuration of 16,384 x 8 or 131,072 bits, an impractical number of PROMS. Fortunately, Table 2.5 suggests a method for conversion. First, the two's complement reconstructed speech sample must be converted to sign-magnitude form. Then, 33 is added to t'e magnitude and the result is loaded into a shift register. This number is shifted left until bit 13 is a 1. Bits 9-12 of the shift register give the "wxyz" of Table 2.5 and the segment, "abc", is 7 less the number of shifts made. Figure 4.6 gives a block diagram form of the implementation. Overflow from adding 33 is compensated for by forcing the segment number to 111.

Figures 4.7 and 4.8 give the logic diagram and timing for the linear-to-u255 code conversion, respectively. The functions of the logic elements are evident when compared to the block diagram.




Figure 4.6 Linear-to-Logarithmic Code Conversion at the DDR Receiver





Figure 4.7 Logic Diagram of Linear-to-Logarithmic Code Conversion at the DDR Receiver



NOTE: THE NUMBER OF SHIFTS MAY VARY FROM 0 TO 7 OFFERDING ON THE MAGNITUDE OF THE LINEAR SPEECH SAMPLE

CODE CONVERSION TIMING

Figure 4.8 Timing for the Linear-to-Logarithmic Code Conversion at the DDR Receiver

The CLAMP DIFFERENCE TO RANGE board does just that. Figures 4.9 and 4.10 show the schematic of this board. Starting at the left, the two 825114s (el and e3) are the PROMs that convert the range number to the range upper limit. The six inputs 9 through 14 are the range number. The upper range limit is output to the A inputs of the bank of four 74LS85 comparators (e9, e17, e25, and e33). The B inputs are tied to the incoming 15-bit difference are also the inputs to the set of four 74LS157 multiplexers (el0, el8, e26, and e34). The A>B comparator output selects the smaller of these two numbers by multiplexing that one to the output of the multiplexers. The upper range limit also goes to the A inputs to the bank of four 74LS283 adders (ell, el9, e27, and e35) which adds this to the limited difference. The sixteenth bit is an overflow bit which is used to select the sum if overflow occurs and zero if no overflow occurs. The next three banks of multiplexers are used to select hardwired left shifts of 4 or 0 (el3, e21, e29, e37), 2 or 0 (e44, e45, e46, e38), and 1 or 0 (e43, e42, e41). This allows selection of a left shift of from zero to seven places. The select lines are tied to the three most significant bits of the range number. The output is now 12 bits and is ready for multiplication on the next card.

The DIVIDE BY RANGE-PREPARE L BIT OUTPUT card is shown in Figures 4.11 and 4.12. The input to this card is the output of the previous card. The 12-bit multiplican is input to three sets of multiplexers. The first set (f49, f41, f33) selects a hardwired right shift of 3 or 5. The second set (f50, f42, f34)




Figure 4.9 Clamp difference to range




Figure 4.10 Clamp difference to range




Figure 4.11 Divide by range - prepare L bit output




Figure 4.12 Divide by range - prepare L bit output

selects a 2- or 4-place shift, and the third set (f51, f43, f35) selects a 1- or 6-place shift. The third set is followed by a 0 or 1 shift (f52, f44, f36) to make it an overall 1-, 6-, or 7-place shifter. The output of each shifter bank can be set to zero as required by making the pin 15's high. All shifting is controlled by the combinational logic in Figure 4.10. The multiplican and the three shifted multiplicans are added by the three 12-bit adder banks each composed of three 74LS283 4-bit adders (f53, f45, f37, f54, f46, f38, f55, f47, and f39). The eight most significant bits and the carry are used in Figure 4.12.

The carry bit, if high, indicates overflow and causes chips f40 and f48 to select all ones. Chip f28 uses L, which comes from edge connectors L, M, and N, to set one of the outputs low. This and the AND gates of f29 cause all but the L most significant bits (MSBs) to be set to one by the NAND gates of f31 and f32. The L MSBs are inverted by the NAND gates. Chip f24 checks for an all ones condition. If it exists, chip f21 prevents the EXCLUSIVE OR of chips f22 and f23 from reinverting the Lth MSB. This prevents an output of all zeros. Chips fl2 and fl3 set the output to 10000000 when the channel is inactive. This keeps the prediction at zero waiting for the first sample. Next, f20, fl9 and fl8 change the L+1th MSB from a zero to a one to take care of truncation. Finally, the group of gates (f17, f18, f25, f26, f27) at the lower left of the schematic convert the three least significant bits of the range number into the proper shifting controls for the multiplier.

The RECONSTRUCT DIFFERENCE-ADAPT RANGE card is shown in Figures 4.13 and 4.14. The input is the 8-bit modified send from the previous card. The three pairs of multiplexers (g9 & g1; g10 & g2; g18 & g17) perform the required shifting for the multiplication. The three sets of adders (g19, g11 & g3; g20, g12 & g4; g21, g13 & g5) add these sums to get the product. This product is shifted right either zero or four places by the four multiplexers (g30, g22, g14 & g6). Figure 4.14 shows the next two multiplexer banks where the




Figure 4.13 Reconstruct difference - adapt range




Figure 4.14 Reconstruct difference - adapt range

product is shifted two or zero (g31, g23, g15 & g7) and one or zero (g32, g24, g16 & g8). The result is a 15-bit reconstructed difference mapped from zero to the range size. A ribbon jumper cable carries this output to the "CLAMP DIFFERENCE CARD" of Figure 4.10. Here the upper range limit is subtracted by inverting it and adding it to the difference to get the final reconstructed difference. This output goes to the first card's summing node and on around the loop.

On the right of Figure 4.14 are the combinational networks that convert the range number to the shifting control bits. The center shows the range number adaptation circuitry. Chip g50 stores the 6-bit range number for each channel using the address lines taken from the voice switch. The RAM output is inverted, so inverters are used to uninvert them. This range number is output to the other cards that use it. After the output of the ADPCM coder is valid, it is used to address chip g34, a PROM, whose output is the range number adjustment which varies from -1 to 14. Chips g36 and g44 add the current range number and the adjustment to get a new range number. The £3 bit on g36 is the overflow/underflow indication. If a negative adjustment causes underflow, the range number is set to all zeros. If a positive number causes an overflow, the range number is set to all ones (63). Chip g46 detects all ones (63, an invalid range number) and changes the least significant bit

to zero (62). Chip g38 latches the new range number and the RAM stores it for the next sample. The two ADPCM decode cards are virtually identical in function and design to the RECONSTRUCT DIFFERENCE ADAPT RANGE card and the second part of the CLAMP DIFFERENCE TO RANGE card. They differ only in pinouts and the inclusion of the L+1 bit inversion of the second transmit card. They are shown in Figures 4.15, 4.16 and 4.17.

4.3 CAI Error Correcting Code

The use of TASI requires the transmission of Channel Assignment Information (CAI) to the decoder. There it is used to determine the frame format and assign received channels to the proper outputs. Errors in the CAI at the decoder will cause misinterpretation of the frame and faulty channel assignment. This will completely disrupt the active channels until the errors are corrected by the retransmission of the CAI. Since the CAI is transmitted every 3 ms, each error will cause a 3 ms burst of noise in the active channels. The objective is to be sure that CAI errors do not limit the performance of the system.

The projected effect of various transmission error rates on the S/N ratio of the voice channels is shown in Figure 4.18 from [14]. To prevent the CAI errors from limiting performance, errors must be very infrequent at transmission error rates below 10⁻³. At error rates greater than 10⁻³, the voice channels will be so noisy that




Figure 4.15 Receive - reconstruct difference




Figure 4.16 Receive - reconstruct difference




Figure 4.17 Receive - subtract range




Figure 4.18 Plot of projected signal-to-noise ratio for DDR system versus the transmission error rate

occasional 3 ms noise bursts should remain unnoticed. the simplest case, the CAI can be sent as a 48-bit word, one bit per channel, with a zero meaning inactive and a one meaning active. To update CAI every 3 ms, this 48-bit word must be sent in 3 ms x 8000 frames/sec or 24 frames. This yields a 2-bit/frame rate. In order to determine the proper design to meet the performance objectives, the performance with and without several error detecting/correcting codes will be examined. The whole idea behind error detection/correction is what is known as the Hamming distance. This can be defined as the number of digits in which two numbers differ. For instance, the Hamming distance between 000 and 101 is two, between 1101 and 1010 is three, and between 00111011 and 00000000 is five. Encoding is done such that the minimum Hamming distance between any two code words is two or more. As in Figure 4.19, with a Hamming distance of two, one error will cause the output to be between two code words, A and B. This error can be detected, but how to correct it cannot be determined. Two errors added to a code word will give a different code word. Thus, two errors cannot be detected with a Hamming distance of two. A Hamming distance of four will allow correction of a single error and detection of two errors. Clearly, the ability of a coding system to detect/correct errors is a function of the minimum Hamming distance. While the usefulness of error correction is evident, the usefulness of

VALID CODEWORD A ERROR VALID CODEWORD B	VALID CODEWORD A CORRECT TO A 2 ERRORS DETECTED CORRECT TO B VALID CODEWORD B
H.D.=2 { 0000 0010 0011	(000000 H.D.=4 (010100 (010110)
# Errors Corrected 0	$ \begin{array}{c} 1\\ 2\\ 2\\ \vdots\\\vdots\\ \text{INT} \left(\frac{n-1}{2}\right) \end{array} $
# Errors Detected 0	$\begin{array}{c} 1\\ 2\\ 2\\ 3\\ \vdots\\ INT \begin{pmatrix} n\\ \overline{2} \end{pmatrix}$
Hamming Distance 1	ഡകസര∙∙∙ ⊏

** "

of function Q as performance Code

error detection must be shown. Table 4.2 [15] lists the probabilities that, during a conversation between speaker A and B, there will be a transition from one state to another in a 5 msec period. The four possible states are: 1-speaker A only talking (A), 2-speaker B only talking (B), 3-both A and B talking (T), and 4-neither A nor B talking (N). The entries in Table 4.2 represent the probability that, given the current state, N, A, B, or T, the next state will be N, A, B, or T.

Table 4.2 Probabilities of state transitions during a conversation

From	To	Neither (N)	A	<u>B</u>	Both (T)
Neither	(N)	.98940	.00529	.00530	.00001
A		.00387	.99486	.00001	.00126
В		.00367	.00000	.99510	.00123
Both	(T)	.00005	.00885	.01015	.98905

For instance, the probability that A will be talking 5 msec after neither were talking is P(A N)=.00529. Next, we wish to find the probability that a certain state is given, for example, the percentage of time neither speakers are talking. From [15] we have Table 4.3.

Table 4.3 Percentage of time various states occur during a conversation

State	Percent of time
Talking (per person)	39.50%
P(T) Both talking	4.49%
p(N) Neither talking	25.01%

Clearly, since 2 x 39.5 + 4.49 + 25.01 = 108.5, these are not mutually exclusive events. Talking (per person) includes both persons talking. To find the mutually exclusive probabilities, one must subtract P(N) and P(T) from 1.0, half the result, and assign that as P(A) and P(B):

$$P(A) = .3525$$

 $P(B) = .3525$
 $P(N) = .2501$
 $P(T) = .0449$
 $P(A) + P(B) + P(N) + P(T) = 1.00$

One can now convert Table 4.2 from conditional probabilities to absolute probabilities by multiplying each row by the probability of starting in that state. Doing this, we get Table 4.4. Next, we shall star (*) those probabilities that represent a change from A to not A or vice-versa.

Table 4.4 Absolute probabilities of state transitions during a conversation

From To	<u>Neither</u>	<u>A</u>	<u>B</u>	Both
Neither	.24744894	.001323029*	.001325530	.000002501*
A	.001364175*	.35068815	.000003525*	.00044415
[B [8]	.001293675	0 *	.35077275	.000433575*
Both	.000002245*	.000397365	.000455735*	.044044655

Summing the starred probabilities, we have

$$P_{CH_5} = P(\text{change in A in 5 ms}) = .00358$$
 $P_{NC_5} = P(\text{no change in A in 5 ms}) = .99642$

The probability that channel A will change in 5 msec is .00358. The probability that it will change in 3 msec is approximately $3/5 P_{\rm CH_c} = 3/5 \times .00358$,

$$P_{CH_3} = .00215,$$
 $P_{NC_3} = .99785.$

Finally the probability that four independent channels will all remain the same is

$$P_{4^{NC_3}} = (P_{NC_3})^4 = .99143$$

$$P_{4^{CH_3}} = 1 - P_{4^{NC_3}} = 0.00857.$$

Thus, 99 percent of the time, if the CAI is received with detected errors, the previous channel assignments will be correct. Error detection is therefore 99 percent as effective as error correction.

The difficult aspect of error correcting codes is the development of codeword sets with the appropriate Hamming spacing. However, the evaluation of the performance of various codes can be done prior to their development. Coding systems are described as a (n,k) code where n is the number of bits per codeword. Four codes known to exist [16] will be evaluated; a (7,4) correct one code, an (8,4) correct one, detect two code, a (15,7) correct two code, and a (16,7) correct two, detect three code. To evaluate the various coding methods one can compute the probability that one or more codewords in a 24 word group will be wrongly interpreted by the decoder versus the probability of an error in the transmission path (P₊(e)).

For reference, the performance of a system without error correcting/detecting will be determined. The probability that any particular CAI bit is in error is simply the probability of a transmission error, $P_{t}(e)$. The probability that none of the 48 CAI bits are in error is

$$P_{CAI}(\emptyset e) = (1-P_{t}(e))^{48}$$
.

The probability that one or more CAI bits are incorrect is

$$P_{CAI}(e) = 1-P_{CAI}(ge) = 1-(1-P_t(e))^{48}$$
.

The CAI is transmitted every 3 msec. The average length of time between incorrect CAI is

$$T_{CAle} = \frac{3ms}{P_{CAl}(e)}$$
.

The values of the probability of CAI errors (P_{CAI} (e)) and the mean time between CAI errors (T_{CAIe}) for transmission error rates (P_{t} (e)) between 10^{-1} and 10^{-6} are given in Table 4.*.

Table 4.5 Performance with no encoding

P _t (e)	P _{CAI} (e)	T _{CAle}	3ms bursts/min
10-1	.993637	3.02 msec	19872
10 ⁻² .	.382710	7.84 msec	7654
10-3	.046889	.064 sec	938
10-4	.004789	.626 sec	96
10-5	.000480	6.251 sec	10
10-6	.000048	62.502 sec	

This system would be marginal at even the lowest error rates.

The (7,4) single error correcting code sends four information bits and three check bits per 7-bit codeword. Again the probability that any particular bit in the codeword is

received in error is the probability of a transmission error $P_{\mathbf{t}}$ (e). The probability of exactly K errors in an N-bit codeword is

$$P_{w}(Ke) = \frac{N!}{K!(N-K)!} P_{t}(e)^{K} (1-P_{t}(e))^{N-K}.$$

This code will give the correct CAI at the decoder if one or no transmission errors occurred in each of the 12 codewords. The probability of one or no transmission errors in a codeword is

$$P_{w}(correctable) = P_{w}(ge) + P_{w}(le)$$

= $(1-P_{t}(e))^{7} + 7P_{t}(e)(1-P_{t}(e))^{6}$.

The probability that the CAI is received correctly (P_{CAIc}) is equal to the probability that all 12 codewords are correctable.

It follows that

$$P_{CAIe} = 1 - [(1-P_t(e))^7 + 7P_t(e)(1-P_t(e))^6]^{12}$$
.

The mean time between CAI errors (TCAIe) is again

$$T_{CAle} = \frac{3ms}{P_{CAle}}$$
.

Table 4.6 lists the values of P_{CAIe} , T_{CAIe} , and an interpretation of T_{CAIe} versus the transmission error rate $P_t(e)$.

The (8,4) single error correcting, double error detecting code sends four information bits and four check bits per 8-bit codeword. Again, 12 codewords are required to

THIS PAGE IS BEST QUALITY PRACTICABLE

Table 4.6 Performance of a (7,4) code

P _t (e)	Pw(e)	PCAle	TCALE		
	1.49694x10 ⁻¹	8.57143x10 ⁻¹	3.500x10 ⁻³ sec		
	2.03104×10^{-3}	2.41021x10 ⁻²	$1.245 \times 10^{-1} sec$	124	msec
	2.09301x10 ⁻⁵	2.51132x10 ⁻⁴	1.195x10 ¹ sec	12	sec
10-4	2.09930x10 ⁻⁷	2.51916x10 ⁻⁶	1.191x10 ³ sec	20	min
	2.09993x10 ⁻⁹	2.51992x10 ⁻⁸	1.191x10 ⁵ sec		
10-6	2.09993x10 ⁻¹¹	2.51992x10 ⁻⁸	1.191x10 ⁷ sec	138	days

send all 48 bits of CAI. The CAI will be received correctly if each codeword either has zero or one error or has two errors and no change in state of the four channels represented. The probability that a codeword is correctly interpreted is

$$P_{w}(\text{correctable}) = P_{w}(\emptyset e) + P(1e) + P(2e) \cdot P_{4}NC_{3}'$$
where $P_{4}NC_{3} = 0.99143$.
$$P_{w}(\text{correctable}) = (1 - P_{t}(e))^{8} + 8P_{t}(e) (1 - P_{t}(e))^{7} + 28P_{t}(e)^{2} (1 - P_{t}(e))^{6} \cdot .99143$$

Again, the probability that the CAI is received correctly, PCAIC, is equal to the probability that all 12 codewords are correctable.

$$P_{CAIc} = (P_{w}(correctable))^{12}$$

$$P_{CAIe} = 1 - (P_{w}(correctable))^{12}$$

$$P_{CAIe} = 1 - [(1 - P_{t}(e))^{8} + 8P_{t}(e)(1 - P_{t}(e))^{7} + 28P_{t}(e)^{2}(1 - P_{t}(e))^{6} \cdot .99143]^{12}.$$

Table 4.7 lists these values versus Pt (e).

Table 4.7 Performance of an (8,4) code

P _c (e)		PCAIE	TCAle			
10-1	3.93670x10 ⁻²	3.82425×10 ⁻¹	7.854x10 ⁻³	sec	7	msec
	7.65251x10 ⁻⁵		3.268x10 ⁰			
10-3	2.94314×10 ⁻⁷	3.53176x10 ⁻⁶	8.494x10 ²	sec	14	min .
10-4	2.45414×10 ⁻⁹	2.94497x10 ⁻⁸	1.019x10 ⁵	sec	28	hrs
10-5	2.40506x10 ⁻¹¹	2.88607x10 ⁻¹⁰	1.039×10 ⁷	sec	4	months
10 ⁻⁶	2.40015x10 ⁻¹³	2.88017x10 ⁻¹²	1.042x10 ⁹	sec	33	years

The (15,7) double error correcting code sends seven information bits and eight check bits per 15-bit codeword. Seven codewords are required to transmit the 48-bit CAI. The CAI will be received correctly if each codeword has zero, one, or two errors. As before,

$$\begin{split} P_{w}(\text{correctable}) = & P_{w}(\emptyset e) + P_{w}(1e) + P_{w}(2e) , \\ P_{w}(\text{correctable}) = & (1 - P_{t}(e))^{15} + 15P_{t}(e) (1 - P_{t}(e))^{14} \\ & + 105P_{t}(e)^{2} (1 - P_{t}(e))^{13} , \\ P_{CAIe} = & 1 - [(1 - P_{t}(e))^{15} + 15P_{t}(e) (1 - P_{t}(e))^{14} \\ & + 105P_{t}(e)^{2} (1 - P_{t}(e))^{13}]^{7} . \end{split}$$

Table 4.8 shows this code's performance.

Table 4.8 Performance of a (15,7) code

P _t (e)	P _w (e)	PCAle	TCAle		
10-1	1.84061x10 ⁻¹	7.59229x10 ⁻¹	3.951x10 ⁻³	. 4	msec
10-2	4.15802x10 ⁻⁴	2.90699x10 ⁻³	1.032x10 ⁰	1	sec
10-3	4.50923x10 ⁻⁷	3.15646×10 ⁻⁶	9.504x10 ²	16	min
	4.54591x10 ⁻¹⁰			11	days
	4.54959x10 ⁻¹³			30	years
10-6	4.54996x10 ⁻¹⁶	3.18497x10 ⁻¹⁵	9.419x10 ¹¹	298	centuries

The (16,7) double error correcting, triple error detecting code sends seven information bits per 16-bit codeword.

Seven codewords are required for the CAI. As before,

$$P_{w}(correctable) = P_{w}(\emptyset e) + P_{w}(1e) + P_{w}(2e) + P_{w}(3e) \cdot P_{\gamma}NC_{3},$$
where $P_{\gamma}NC_{3} = .98505$;
$$P_{w}(correctable) = (1-P_{t}(e))^{16} + 16P_{t}(e)(1-P_{t}(e))^{15} + 120P_{t}(e)^{2}(1-P_{t}(e))^{14}$$

$$+560P_{t}(e)^{3}(1-P_{t}(e))^{13}..98505$$

$$P_{CAIe}=1-[(1-P_{t}(e))^{16}+16P_{t}(e)(1-P_{t}(e))^{15}$$

$$P_{\text{CAIe}} = 1 - [(1 - P_{\text{t}}(e))^{10} + 16P_{\text{t}}(e)(1 - P_{\text{t}}(e))^{13} + 120P_{\text{t}}(e)^{2}(1 - P_{\text{t}}(e))^{14} + 551.628 P_{\text{t}}(e)^{3}(1 - P_{\text{t}}(e))^{13}]^{7}$$

Table 4.9 shows thid code's performance.

Table 4.9 Performance of a (16,7) code

P _t (e)	P _w (e)	PCAIE	TCAle	
	7.05343x10 ⁻²	4.00715x10 ⁻¹	7.487x10 ⁻³	7 msec
10-2	2.37219x10 ⁻⁵	1.66041x10 ⁻⁴	1.807x10 ¹	18 sec
10-3	1.00664x10 ⁻⁸	7.04650x10 ⁻⁸	4.257x10 ⁴	12 hours
10-4	8.49795x10 ⁻²	5.94856x10 ⁻¹¹	5.043x10 ⁷	19 months
10-5	8.38911x10 ⁻¹⁵	5.87238x10 ⁻¹⁴	5.109x10 ¹⁰	16 centuries
10-6	8.37371x10 ⁻¹⁸	4.86160x10 ⁻¹⁷	5.118x10 ¹³	1.6 million years

The mean time between errors T_{CAIe} versus the transmission error rate is shown in Figure 4.20 for no encoding and for the four codes. The figure shows that three codes limit the errors to one every 15 minutes with an error rate




Figure 4.20 Plot of mean time between errors versus transmission error rate, using various encoding methods

AD-A056 986

GEORGIA INST OF TECH ATLANTA
DIGROUP DATA REDUCTION SYSTEM. (U)
UNCLASSIFIED

RADC-TR-78-139

RAD

of 10^{-3} . Since the S/N ratio of ADPCM is 0 dB at this error rate, a 3 ms "click" would be imperceptible. Transmission error rates better than 10^{-5} yield errors less than four times a year for the (8,4) code. Due to the longer updating delays, lower efficiency, and more complex circuit required by the (15,7) and (16,7) code, the (8,4) code was chosen for the DDR system.

The (8,4) code used is the correct one/detect two Hamming code described in [12]. The equations used to generate the check bits are:

$$C_1 \oplus I_1 \oplus I_2 \oplus I_4 = 0$$
 A $C_2 \oplus I_1 \oplus I_3 \oplus I_4 = 0$ B $C_3 \oplus I_2 \oplus I_3 \oplus I_4 = 0$ C $C_4 \oplus I_1 \oplus I_2 \oplus I_3 = 0$ D.

The four information bits are sent during one frame and the check bits sent during the next frame. When the check and information bits are at the receiver, the same four equations are formed. The results are called A, B, C, and D. The A, B, and C results are used to correct the single errors and the D result is used to detect double errors. The A, B, and C results are connected to a 3-bit binary to one of eight decoders which is programmed as shown in Table 4.10. When only one of A, B, C, or D is a one, a check bit error occurred and the information bits are correct as sent. When three of A, B, C, or D is a one, two errors have occurred

and the CAI is not updated. This procedure will correct all single errors and 99 percent of the double errors.

Table 4.10 Action taken for various results

A	B	<u>c</u>	Meaning	Action
0	0	0	No errors	None
0	0	1	C ₃ wrong	None
0	1	0	C ₂ wrong	None
0	1	1	I ₃ wrong	Invert I3
1	0	0	C ₁ wrong	None
1	0	1	I ₂ wrong	Invert I2
1	1	0	I ₁ wrong	Invert I
1	1	1	I ₄ wrong	Invert I4

The implementation of this code is shown in Figure 4.21. On the encode side, the exclusive-or gates generate the check bits and the multiplexer alternately sends the four information bits, then the four check bits. The decoder latches the information and check bits and uses exclusive-or's to check for errors. The one-of-eight decoder will correct any single error by inverting the incorrect bit. Exclusive-or's are used to determine whether zero, one, or two errors were made. If two errors were made, the CAI update is suppressed.





Figure 4.21 CAI error correcting code implementation

4.4 Channel Assignment Processor

Implementation of digital TASI requires a voice switch and channel assignment processor. The channel assignment processor must update the channel assignment memory, encode and decode the error-protected channel assignment message, count the number of active channels, and allocate bits. This section gives a detailed discussion of the circuitry that updates the channel assignment memory and counts the number of active channels.

Figure 4.22 gives a block diagram of the transmitter channel assignment memory update circuitry, channel assignment message encoder, and number of active channels, NACH, counter. New channel assignment information, CA, from the voice switch enters a multiplexer along with bit 16 of a 16-bit shift register whose serial input is the output of the multiplexer. The new information is allowed to enter the shift register at the rate of two bits per frame. The purpose of the shift register is: (1) to delay the updating of channel assignment at the transmitter and (2) convert the serial voice switch channel assignment into parallel form. Since the contents of the shift register is updated at different points during the frame, its parallel output must be latched in order to encode the channel assignment message. Bit 16 of the shift register is fed into another multiplexer that updates the channel assignment memory. This updating is also done at the rate of two bits per frame. The output of this multiplexer goes to the channel assignment memory RAM and is used in counting the number of active channels.



Block Diagram of Transmitter Channel Assignment Processor Figure 4.22


Figure 4.23 shows the transmitter logic diagram for the channel assignment update, channel assignment message encoder, and NACH circuitry. First consider the update of the 16-bit shift register. Gates hl and hl0 are used to generate the reset pulse for the entire card and the load pulse for ENBLl generation. A rising edge of RAM-E occurs every 24 frames. especially convenient since the channel assignment is updated every 24 frames. The rising edge of RAM-E resets the entire system. In generating ENBL1, counters h2 and h3 load themselves after 193+8 = 201 1.544 M Hz clock pulses have gone by. Each time they are loaded, pin 4 of h4 goes low for eight and a half clock pulses allowing the appropriate channels to be updated into the 16-bit shift register. This output goes into the shift register multiplexer, hl3, which selects CA. Nand gate hll is used to generate the shift pulses (pin 12). Input signal DCS keeps data channels from being used in computing NACH. 16-bit shift register is made up of hl2, hl9, and h37.

Carlo Trade.

Next consider the channel assignment message encoder. Flip-flops h9 and h2l generate the latch signals for latches h29 and h20. The output of h20 is valid for 2 frames so that 4 bits of channel assignment followed by 4 bits of parity may be sent out by the DDR multiplexer. Gates h27-h28 along with quad multiplexer h26 alternately output the channel assignment and parity.

Now consider updating of the channel assignment memory.

As mentioned earlier, the channel assignment memory must be



updated such that bit allocation at the transmitter is in synchronization with that at the receiver. To realize this synchronization, the various blocks of Figure 3.3 that use the number of bits available, B, must be considered. Table 4.11 summarizes the various delays in the system. Positive indexing corresponds to events prior to frame n. Conclusion (12) of Table 4.11 implies that the updating of the channel assignment memory should lag the updating of the 16-bit shift register by 6 frames. The update circuitry--h36, h43, and h44--of the channel assignment memory is identical to that of the 16-bit shift register, with the exception that h35 is used to provide the 6 frame delay. The old contents of the channel assignment memory, CAO, is multiplexed with the new channel assignment information using gates h18. Note that: (1) the transmitter channel assignment memory is stored on card d and (2) a delayed version of the channel assignment memory is output by card d. The delayed channel assignment is used in allocating bits.

Counters h33 and h34 along with latches h41 and h42 derive NACH every frame. A count pulse is generated using Nand gate h11.


Timing for the transmitter count, shift, and write pulses is given in Figure 4.24. Figure 4.25 shows when the various channels are updated and output as part of the channel assignment message.

Figure 4.26 gives a block diagram of the channel assignment memory update circuitry, channel assignment message decoder, and

Table 4.11 Dynamic Bit Allocation and Delay

Suppose the Multiplexer is shifting out frame n, then:

- (1) The multiplexer is forming frame n-1 based on B_n
- (2) The bit allocator at the transmitter outputs B_n to the multiplexer while computing L_{n-1} based on NACH $_n$
- (3) B_n is based on NACH_{n+1}
- (4) The channel assignment update computes $NACH_{n-1}$ while updating 2 channels (the update is included in the computation)
- (5) (1)-(4) imply that frame n was formatted per NACH $_{n-2}$
- (6) The bit stream decoder receives frame n
- (7) (6) implies that the bit allocator at the receiver must output B_{n+1} asynchronously to the bit stream decoder while outputting B_{n+2} to the ADPCM decoder
- (8) B_{n+1} is based on NACH_{n+2} and B_{n+2} is based on NACH_{n+3} at the receiver
- (9) L_n is computed based on NACH $_{n+1}$
- (10) (9) implies that the updating of the transmitter channel assignment memory at the transmitter must lead that of the receiver by one frame
- (11) After RAM-E goes high, the first possible update at the receiver is channels 39 and 40 due to frame delay
- (12) (10) and (11) imply that channels 37 and 38 must be the first to be updated at the transmitter after RAM-E



CARD-h TRANSMITTER

Figure 4.24 Timing for Count, Shift, and Write Pulses for the Transmitter Channel Assignment Processor




Figure 4.25 Timing for Updating the Channel Assignment Memory and Latching the Channel Assignment Message at the Transmitter

TRANSMITTER




Figure 4.26 Block Diagram of Receiver Channel Assignment Processor

number of active channels counter at the receiver. Many of the functions are similar, as seen from comparison of Figures 4.22 and 4.26. The bit stream decoder receives the channel assignment message at the beginning of the frame as shown in Figure 2.6. These 4 bits are alternately latched as channel assignment and parity. Once the parity is latched, the decoded channel assignment message is loaded into a 4-bit shift register. The contents of this register is shifted out serially into a multiplexer that updates the receiver channel assignment memory. This updating of the channel assignment memory is identical to that of the transmitter with the exception of having the number of frames delayed set at 5 rather than 6. The circuitry that counts NACH is identical to that of the transmitter. Note that the 16-bit shift register and associated circuitry used at the transmitter is not needed at the receiver.

Figure 4.27 gives the logic diagram for the receiver channel assignment message decoder, channel assignment memory update, and NACH circuitry. First consider the channel assignment message decoder. Latches s41 and s49 alternately capture the channel assignment message. Parity is latched in s49. Since the channel assignment message as put out by the bit stream decoder is not valid until 12 1.544 M Hz clock pulses after the beginning of a frame, s12 is used to generate a delayed clock for input to flip-flop s27. This flop generates the appropriate latch pulses for s41 and s49. Gates s42, s43, s50, s51, s33, and s35 along with demultiplexer s34 detect and

THIS PAGE IS BEST QUALITY PRACTICABLE FROM COPY FURNISHED TO DDC




Figure 4.27 Logic Diagram for Receiver Channel Assignment Processor


correct single transmission errors in the channel assignment message and indicate the detection of two transmission errors by placing a logical 0 on pin 1 of s35. D-latch s27 is used to hold the Change Enable line valid for 2 frames.

Next, consider the receiver channel assignment memory update. Toggle flop s26 generates the proper pulses for loading corrected channel assignment information into shift register s25. The contents of this shift register is serially shifted into a multiplexer made up of gates s2 and s3. The multiplexer is enabled by counters s20, s28, s36 and s41. Note the similarity of the configuration of these counters to h36, h43, and h44 of Figure 4.23. Also note that: (1) the actual channel assignment memory is stored on card w as shown in Figure 4.4 and (2) two delayed versions of the channel assignment memory, also shown in Figure 4.4, are output by card w. The delayed channel assignment is used to allocate bits to the bit stream decoder and ADPCM decoder.

Finally, consider the computation of NACH. Counter s9 and s10 along with latch s1 derive NACH in a manner identical to that of the transmitter. The receiver NACH output here leads the transmitter NACH by 1 frame.

Timing for the receiver count, shift, and write pulses is given in Figure 4.28. Figure 4.29 shows when the various channels are updated and received as part of the channel assignment message.

The timing and order of events for channel assignment




0

TIMING FOR CHANNEL ASSIGNMENT

RECEIVER

Figure 4.28 Timing for Count, Shift, and Write Pulses for the Receiver Channel Assignment Processor



4

TIMING FOR CHANNEL ASSIGNMENT CARD - S RECEIVER

Figure 4.29 Timing for Updating the Channel Assignment Memory and Latching the Channel Assignment Message at the Receiver processing is complex. In order to get a complete understanding of the system, it is necessary to consider figures 4.22 through 4.29 along with Table 4.11 collectively.

4.5 Multiplexer

The multiplexer runs totally on external timing and handles several types of data. These data are L-bit VF words, 8-bit DD words, signaling information (8 bits per output frame), channel assignment information (4 bits per frame), and a framing bit.

Input sections

All input sections associated with the above mentioned types of data consist of 74LS166 8-bit shift registers.

This data is loaded in parallel and passed to other circuit components in serial form.

Output sections

The final gate of the multiplexer, a DF-F (74LS74), is fed by three multiplexer output stages. Framing bit, channel assignment, and signaling information are right shifted from SR-2, SR-3 of stage 1 (74LS166) during the first 13 clock pulses of a frame.

VF, DD, and 1-fill data are shifted to the DF-F by two parallel 180-bit output stages. These output stages alternate loading and outputting every frame.

Timing delays

Due to the several different types of circuits used for data transfer, several situations required a delay of clock pulses. For example, suppose there are two circuit components. The first, say F-F, is to pass one bit to the second F-F. If these two flops are identical, there is no problem; but if the circuits are different, the first flop may not hold the bit valid long enough to be recognized by the second flop. To correct such situations, one would slightly delay the trigger pulse to the first flop. Therefore, the second flop would latch the data before the first flop could change.

Position markers

Several facets of the multiplexer's operation depend on the knowledge of the current position in the frame being outputted. Such information is provided by the MIN/MAX pins of 74LS191's. As a new frame begins, each 74LS191 is reset to a particular binary number. Each 74LS191 then counts down as the frame is outputted. As each counter reaches zero, its MIN line goes high and triggers the appropriate circuit elements. Note, in most cases the MIN line of each 74LS191 is also tied to its ENABLE line. Thus, once a counter has reached zero, it will not count for the rest of the frame.

T/S of 2518 HEX 32 S/R

As the DDR is running at 3.088 MHz (two times the normal T1 rate), all data-associated components must be rated at at least 3.5 MHz. Unfortunately, the 2518's are only rated at 2 MHz. Therefore, instead of using one 2518 in the serial data flow, use a parallel combination of two 2518's in the

data stream. Bits are alternately loaded and outputted from the parallel 2518's. This gives an apparent clock rate of 1.544 MHz for each 2518.

Explanation of diagrams

The multiplexer is broken into two stages. For ease of reference, all associated drawings are presented here. Figure 4.30 is an overall multiplexer schematic. Figures 4.31 and 4.32 give the location of the components on the stage 1 and stage 2 circuit boards. Stage 1 comprises the upper half of Figure 4.30 and stage 2 the lower. The reader can refer to these drawings as necessary while reading this chapter.

Stage 1

Components

Table 4.12 lists the component designations and component types used in the multiplexer's first stage.

Table 4.12 Component identification - stage 1

Designation	Туре
A	74LS08
c	74LS191
COMP	74LS85
D	74LS74
I	74LS04
NA	74LS00
0	74LS32
S	74LS123
SR	74LS166




Figure 4.30 Multiplexer schematic

		n2			
		S S S	5 SR3	JNK2	50 c
		2 A2	S S R S	S 2 3	90 €
1011	(12)	D 04	(05)	D JNK1	D A1
2 0E2	5 AE2	11 6	5 84	5 51	0 01
200	S 02	c3	5 0E1	C2	S COMP2
		SR1			

Figure 4.31 PC board for stage 1

	0 0 0-1 0 0 11 0 0 11
	D 4-6 D -4 D 95-1
	5 SR-12 5 D-1 5 SR-6
	5 A-5 COMP COMP SR-5
	SR-4 S SR-10 S SR-4
2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1	SR-3 SR-3 SR-3
b 157-2	5 A-2 5 SR-8 5 2518-4 5 SR-2
2 157-1	> A-1 > SR-7 > 2518-3 > SR-1

Figure 4.32 PC board for stage 2

Loading VF and DD data

Eight bits of the VF or DD word are parallel loaded into SR-1 when a load pulse is generated by the coder. This loading is accomplished when the load pulse (LD), in conjunction with S3, pulls the load line of SR-1 low. As SR-1 loads only on a clock pulse, the LD pulse enables pin 4 of A1 so that a delayed 3.088 MHz clock pulse can be applied to SR-1 through 01, therefore, permitting loading. The delayed 3.088 MHz pulse is initially delayed by S1 and is further delayed by the serial connection of several unused gates. This extra delay (of approximately 40 nsec) is necessary because the load line of SR-1 must be low for at least 30 nsec before the load clock pulse occurs.

Loading next channel active information

Before a VF or DD data word is loaded, the multiplexer must have stored information concerning the validity of that word. Five (out of the eight between LD pulses) clock pulses after a LD pulse, channel active information concerning the next channel is available. To store this information, therefore, the multiplexer must wait until the CA information is valid and then latch it.

Each LD pulse causes a F-F of D2 to toggle so that $\overline{\mathbb{Q}}$ is high. This enables pin two of A3 so that C5 now sees the following clock pulses. After the fifth pulse (because five was previously loaded into C5), the MIN line of C5 goes high. This accomplishes several things. First, in conjunction with a section of I1, the C5 MIN line presets pin 4 of D2 thereby

pulling pin 2 of A3 low. This prevents any further clock pulses from reaching C5. Second, again in conjunction with I1, pin 11 of C5 is pulled low, thereby loading 5 into C5 to prepare it for the next LD pulse. Finally, the MIN line of C5 clocks pin 3 of D3, thus latching the now valid CA data.

Loading and use of L information

As will often be the case, less than the entire 8 bits of a VF word will be used. L, or the number of bits of the data word to use, is available to the multiplexer at the same time the word is loaded (when LD occurs). By being used, it is meant that a particular bit is shifted from SR-1 to one of the output stages. Two conditions can exist at the time L is to be loaded:

- 1) The previously latched CA information indicates that this channel is not active. In this case, a low was latched for CA and therefore pin 5 of D3 is low. This pulls pin 2 of NA-1 low and pin 3 of NA-1 high. This then forces the load pin (11) of C3 high and the L information is never loaded. C3's MIN line remains high (it went high at the end of the last valid word) and, in conjunction with a section of I1, pulls pin 1 of A1 low. This prevents any clock pulses from reaching SR-1; and, hence, none of the invalid word is shifted out. The next LD pulse will erase this word by loading over it.
- 2) The previously latched CA information indicates that this channel is active. In this case a high was latched for CA

and, therefore, pin 2 of NA-1 is high. Pin 1 of NA-1 goes high only when the LD pulse is present and the 3.088 MHz clock is low (pins 4,5,6 of A3). An inverted clock is used to prevent any clock slivers from occurring as would happen if C3 were loaded and the MIN line fell while the clock were high. When pins 1 and 2 of NA-1 are both high, NA-1 pin 3 goes low; L is loaded; and C3 counts the following L clock pulses. During this time, MIN is low and in conjunction with a section of I1 pins 1 and 10 of A1 are high. This allows clock pulses (L of them) to be enabled to SR-1 and the output stages. Note, as mentioned before, the clock of SR-1 (the feeding circuit) is delayed with respect to that of the output stage (the receiving stage). After L clock pulses have occurred (L bits have been transferred to the output stage), the MIN line of C3 goes high and disables any further data transfer.

Generation of C193 pulse (start of new frame)

This pulse signals the end of a frame and the start of the outputting of a new frame. D9 from the receive card is inverted by a section of I1. This, then, presets pin 10 of D3 which forces pin 9 of D3 high. This enables pin 12 of A1 so that the next LD pulse appears at pin 11 of A1 as the C193 pulse. C193 inverted is also required and is provided by a section of I1.

Test position marker

Chips C2, C1, Comp 2, and Comp 1 will be removed during regular circuit operation. This section is a position of on-board circuit testing and can be used if a variable position marker is ever required. The desired position is applied in binary to Comp 1 and Comp 2. C1 and C2, which are reset by C193, then count as the frame is being outputted. Pin 6 of Comp 2 will go high every time the desired position is reached. If only one position is to be marked, pin 6 of D1 may be used as the marker. Note, pin 6 of D1 will go high and stay high after the first position is reached.

<u>Loading of signaling</u>, channel assignment and <u>framing bit</u>

Even though that particular section is not being used, the DDR receive card is still generating gating pulses to nonexistent channel cards. One of these (the pulse for Channel 6) is used to parallel load the signaling, channel assignment, and framing bit. This pulse will now be referred to as LLD. When LLD goes low, a section of I2 forces pin 4 of A2 high. This enables a series of load clock pulses to reach SR2 and SR3. A series of pulses occurs instead of a single one due to the length of LLD. As long as the data remains the same, however, the series of load clock pulses will have the same effect as a single pulse. Pins 15 of SR2 and SR3 (the load pins) are brought low during LLD by a section of I1.

Insertion of framing bit, signaling, and channel assignment into the frame

As just explained, this information is loaded during a frame and is held until the start of the next frame. When C193 occurs, 13 is loaded into C3 and the MIN line goes low. This, in conjunction with a section of I1, forces pin 9 of A2 high. This enables the information being shifted out to be put on line. Note, the shift clock to SR2 and SR3 occurs on the falling edge of the 1.544 MHz. This prevents the data from shifting on the rising edge of the 1.544 MHz clock as the output DF-F latched on the clock's rising edge.

C193 also presets pin 10 of D2. This forces pin 8 of D2 low which is passed to stage 2 to disable the parallel output stages. When 13 bits have been used, MIN of C3 goes This, in conjunction with a section of I1, pulls pin 9 of A2 low and thus prevents any further shift clock pulses. MIN of C3 also forces pin 5 of NA-1 high. Pin 4 of NA-1 is connected to the pulse that occurs on the falling edge of the 1.544 MHz clock. Therefore, on the falling edge of the thirteenth clock pulse after C193 has occurred, NA-1 pin 6 goes low and clears pin 13 D2. This clearing forces pin 8 of D2 high which enables the output stages of multiplexer stage 2. Note, on the rising edge of the thirteenth clock pulse, the output D F-F latched the last bit of valid information from SR3. On the thirteenth falling edge, the output D F-F was connected to one of the parallel output stages. Therefore, on the fourteenth rising edge, the

D-FF latches the first bit from one of the output stages.

By changing the source of data on the falling edge, the output F-F has a continuous output stream.

Stage 2

Components

The types and designation of components used in stage 2 are given in Table 4.13.

Table 4.13 Component identification - stage 2

Designation	Type
A	74LS08
D	74LS74
NA	74LS00
NO	74LS02
0	74LS32
S	74LS123
2518	7518
6×166	6 74LS166 connected in series
27	74LS27
95	74LS95

Stage T/S

The output section has two identical output stages.

These stages alternately load and output the last 180 bits of a frame. This switching is accomplished by the C193 pulse clocking pin 3 of D4. The outputs of the F-F pins 5,6 of D4) are then ANDed with the appropriate clocks to determine the stage's function. If the stage is loading, it receives L clock pulses (derived from the 3.088 MHz clock)

per valid data word. If the stage is outputting, it receives the last 180 1.544 MHz clock pulses per frame.

Date transfer

When a stage is in the load mode, the T/S F-F enables the serial data from SR-1 of stage 1 to the input of that output stage. When a stage is in the output mode, high level bits replace the data as it is shifted out. These high bits, if not replaced by valid data during the next load, will become the frame's 1 fill. This is accomplished by pins 1,2,3,4,5, and 6 of A5 and pins 1,2,3,4,5, and 6 of D1.

Output stage configuration

The 180 bits accommodated by the output are divided among two 2518s, six 74LS166s, and a single 74LS95. When such a stage is in the load mode, the fill bits are removed from the input; and the valid data bits from stage 1 are loaded into the parallel 2518s. Each following load forces the data forward in the shift register network. Finally, during the output mode, each register network is given 180 clock pulses. Thus, any valid data is shifted out, and the registers are loaded with fill for the next data load sequence.

4.6 Demultiplexer and signal extraction

The demultiplexer is the last circuit in the DDR receive section. Its function is to create two T1 bit streams and to transmit these PCM streams to the receiving T1 systems. Its inputs are parallel 8-bit PCM words, signaling information, and framing bits.

Input sections

There are three types of input circuits associated with the demultiplexer. The parallel PCM data words are loaded into stages of 74LS95 latches. The signaling information is provided, in serial, by the bit stream decoder to 74LS83 8-bit serial in parallel out shift registers. Finally, the framing bit is loaded by a 2-bit shift register constructed of a 74LS74 D F-F.

Output sections

The output of the demultiplexer consists of a section of 74LS157 2-to-1 line selectors and 74LS74 D F-Fs. The parallel PCM data words are converted to serial through the action of the 74LS83 shift registers. When appropriate, the associated 74LS157 disables the output of PCM words and inserts a framing bit in the serial output bit stream.

T/S of 2101-4 RAMS

In each DDR frame, there are 8 bits of signaling information. These bits must be collected and inserted as the

least significant bit in the demultiplexer's output stream. This insertion must occur every sixth frame. To accomplish this, the demultiplexer time-shares two 2101-4 RAMs. Every twelve frames, the function of each RAM is alternated between loading and outputting signaling information.

Explanation of figures

Figure 4.33 presents an overall schematic of the demultiplexer and signal extractor. The locations of components on the circuit board are given in Figure 4.34. The reader can refer to these drawings as necessary while reading this chapter.

Detailed Configuration

Components

Table 4.14 lists the component designations and component types used in the demultiplexer.

Table 4.14 Component identification - demultiplexer

	Tuno
	Type
	74LA08
	74LS74
	74LS04
	74LS00
	74LS02
	74LS32
	2101-4
	74LS123
	74LS95
	74LS157
	74L5164
	74LS166
119	74LS191
	119




Figure 4.33 Demultiplexer schematic

				FROM CO	PY FURNI	SHED TO DDC
	R-2		7-191-7	b 191-2	5 191-1	P p-2
		2 157-7	9 191-6	EXT COMP	S-4	D D-1
	R-1	7157-6	9 191-5	EXT COMP	S-3	2 NO-1
5 A-2		2157-5	2191-4	EXT COMP	S-2	DNA-2
9-0 C	5 157-10	5 157-4	5 191-3	EXT COMP	S-1	NA-1
5 164-1	2 157-9	5 157-3	5 95-4	5 95-3	b 0-5	0 0-1
b 164-2	5 157-8	157-2	5 161-2	5 95-2	D-4	1-1
5157-11	5 1-2	2 157-1	5161-1	95-1	5 D-3	D A-1

Figure 4.34 PC board for demultiplexer

Loading 8-bit PCM words

In the receive side of the DDR the decoder section will process one word every four clock pulses (1.544 MHz). These words will alternately be associated with each of the two receiving T1 systems. The seven MSBs of each data word are made available to both sets of input latches (95-1,2 and 95-3,4). The load pulses (LA and LB) determine which stage will actually load the PCM word. The LSB is channeled through a section of 157-2. During a frame that signaling information is outputted, 157-2 replaces the LSB with the appropriate signaling bit.

Generation of PCM output

Every eight clock pulses (1.544 MHz) one complete PCM word has been latched for each receiving T1 system. At this time, the two PCM words are parallel loaded into 166-1 and 166-2. During the next eight clock pulses, these 166's convert the parallel PCM word to serial and pass the data to the output 74LS74s. However, this data first passes through sections of 157-3. This selector chip will insert the framing bit at the appropriate time.

Note, the clocks to 166-1 and 166-2 are delayed with respect to D3 and D4. This is done to insure stable data at the input to D3 and D4 during the clocking sequence. For a detailed explanation of the timing delay theory, see section 4.5.

Insertion of the framing bit

In order to reset the demultiplexer every frame, a New Frame (NF) pulse is provided by the decoder. This pulse occurs as the demultiplexer is loading the last word of a frame. A new frame, therefore, will begin exactly eight clock pulses later.

The NF pulse, in conjunction with a part of I1, presets a FF of D1. This enables the following clock pulses to reach 191-1. This 74LS191 has had the number 8 previously loaded. Therefore, on the 8 clock pulse following NF, pin 12 of 191-1 goes high. This presets pin 4 of D2, thus forcing pin 5 of D2 high. This causes the select line of 157-3 to be high. Therefore, on the next clock pulse, a framing bit is inserted in the serial output bit streams. On the following edge of this clock pulse, a section of NA-1 clears pin 1 of D2. This ultimately forces the select line of 157-3 low. Therefore, data is once again enabled to the output 74LS74s.

Transfer of signaling

For every frame the bit stream decoder provides eight bits of serial signaling information. This information is converted to parallel form by 164-1 and 164-2. This is further broken down into a pair of 4-bit signaling words. Chip 157-11 in conjunction with pin 9 of D2 creates the two words. These 4-bit words are then loaded into the T/S RAM network.

RAM T/S

After the thirteenth clock pulse of every frame, the eight bits of signaling information are valid and being held in 164-1 and 164-2. After 40 clock pulses, the minimum line of 191-2 goes high. This causes S4 to generate a write pulse to the RAM T/S network. When another 40 pulses have occurred, the minimum line of 191-3 generates a write pulse to the RAM network. Thus, after 80 clock pulses of every frame, both 4-bit signaling words are loaded.

Counters 191-4 and 191-5 generate the write addresses. These addresses are incremented at the NF pulse and 52 clock pulses into a frame. As the signaling information is updated every 12 frames, the write counters are reset by pulse SIG 1. SIG 1 is a timing pulse, generated by the T1 receive card, that occurs every 12 frames. This reset pulse is also used to toggle a section of D5. When the reset pulse occurs, a RAM has been completely loaded and its function must change to output. This change is accomplished by D5 in conjunction with 157-4,5,6,7,8, and 9.

Counters 191-6 and 191-7 provide the read addresses. These addresses are incremented every time the 8-bit PCM words are latched into 166-1 and 166-2. The counters are reset on the falling edge of SIG 1 and SIG 2. These lines from the T1 receive card go low at the beginning of the frames that are to carry the signaling information. Once again, the addresses are passed to the RAMS by 157-4,5,6,7,8, and 9.

Note that there are two lines used to indicate a signaling frame. This is done because different signaling information is passed on the sixth and twelfth frames. The correct signaling information for any particular frame is chosen by a section of D1 and 157-1. The selector 157-1 then passes the correct LSB to 157-2 and then to the 74LS95 input stages.

4.7 Bit Stream Decoder

Just as the multiplexer must create a DDR frame from various inputs, the bit stream decoder is required to decompose the incoming DDR frame into its components. These components are the voice data words, dedicated data words, signaling information, and channel assignment bits.

Input sections

All data enters the bit stream decoder in serial. Several 74LS164s convert this data to parallel. The data is then passed, in parallel, to the following stages.

RAM T/S

The circuits in the receive section of the DDR require the data words in parallel. However, the DDR frame is a serial stream of ADPCM data. Enormous timing problems would result if each word were converted to parallel and then immediately passed to the following stages. These parallel words could only be held valid for one clock pulse as the next pulse would indicate the arrival of a new word in the serial bit stream.

With the above timing problem in mind, the bit stream decoder was designed to use a time-shared pair of 82SO9 RAMs. These RAMs can be loaded during the one pulse valid time of a word. On alternate frames, a RAM can, then, output the parallel word and hold it valid indefinitely.

Actually, the output words need only be valid for four clock pulses.

On-board system timing

In addition to each board's own locally generated timing, the DDR also uses a system-wide set of timing pulses. These pulses divide the DDR's time among the 48 channels. On the transmit side, these pulses (System Latch 1 and System Latch 2) are generated by the voice switch. On the receive side, System Latch 1 and System Latch 2 are provided by the bit stream decoder.

The bit stream decoder, then, regulates the time used to process each word. In addition to this, the bit stream decoder generates 6-bit addresses. These addresses are used locally to control the output sequence of the 82509s and are used by other circuits to identify the words as the bit stream decoder outputs them.

Local address generation

The common address, generated by the bit stream decoder, ranges from one to 48 every frame. Also, these addresses are valid for equal numbers of clock pulses. However, there will not always be 48 data words in the DDR frame. Even if 48 channels were always active, each word would not contain the same number of bits. Thus, the addresses must be valid for varying amounts of time.

For the above reasons, the common addresses, while ideal as a control for the output sequence, is of no use during the input sequence. During the input sequence,

a word is shifted in and is loaded into a position in one of the 82SO9s. The address applied to the RAM must then change before the next word is ready. These variable-duration addresses are provided by a pair of 74LS161s.

Address selection

There are, then, two sets of addresses available. First, the common addresses range from one to 48. These common addresses are each valid for $\frac{1}{48}$ of a frame. Second, write sequence addresses are valid for varying lengths of time. These addresses range from one to the number of active channels in the current frame. The address applied to a particular RAM is determined by a series of 74LS157s 2-to-1 line decoders. These decoders alternate the type of address applied to a RAM. Therefore, it is these decoders that actually provide the T/S nature of the RAM network.

Output section

The bit stream decoder's output merely consists of the 8-bit parallel data words. These words, like the common addresses, are valid for $\frac{1}{48}$ of a frame. However, several factors prevent the use of the 82S09s as output stages. First, outputs must be time shared. Second, the 82S09 is an open-collector device. Finally, the output of an 82S09 is the inverse of the input.

The first and third factors are removed through the use of a pair of 74LS158s. These chips, like the 74LS157, are 2-to-1 line decoders, but the 74LS158 also inverts

its output. Thus, the 74LS158 does solve the time sharing and inversion problems. The uncommitted collectors of the 82S09s are connected to the +5V supply through $2K\Omega$ pull-up resistors. These resistors are supplied by a pair of pull-up packages

Explanation of figures

The bit stream decoder's overall schematic is given in Figure 4.35. Figure 4.36 provides the component location on the circuit board.

Detailed Configuration

Components

Table 4.15 gives the component designation and component type for each chip used in the bit stream decoder.

Table 4.15 Component identification - bit stream decoder

Designation	Type			
A	74LS08			
0	74LS74			
EXT COMP	External Components 74LS04			
Ī				
JK T	7473			
NA NA	74LS00			
NO	74LS02			
PU	7308 (2KΩ pull-up package)			
R	82509			
5	74LS123			
112-	74LS112			
157-	74LS157			
158-	74LS158			
161-	74LS161			
164-	74LS164			




Figure 4.35 BSCD schematic

Figure 4.36 BSCD PC board

Extraction of channel assignment and signaling

As described earlier, the first 13 bits of a DDR frame consist of the framing bit, signaling information, and channel assignment information. The bit stream decoder must, therefore, recognize the first 13 bits per frame and provide these bits special processing.

When D9 occurs, S1 provides a load pulse to pin 11 of 191-1. This loads the number 12 into 191-1. Note, while D9 is high, the combination of a section of I-1 and a gate of A1 prevent 191-1 from being clocked. Thus, 191-1 begins to count on the second clock pulse of the new frame.

The same pulse that loads pin 11 of 191-1 also clears pin 1 of D1. This, together with a low on pin 4 of 191-1, will keep pin 4 of D1 from presetting. When D1 is cleared, pin 6 of D1 goes high. This enables pin 4 of A1. As long as pin 6 of D1 remains high, clock pulses reach 164-1 and 2. These clock pulses shift the incoming frame into 164-3 and, thus, performs a serial-to-parallel conversion of the DDR frame.

After the thirteenth clock pulse, pin 4 of 191-1 goes high. On the next falling edge of the 1.544 MHz clock, pin 8 of NA-1 goes low thus presetting pin 4 of D1. This presetting of D1 causes its pin 5 to go high. Pin 5, in conjunction with a gate of A1, provides clock pulses to 164-3 and removes clock pulses from 164-1 and 164-2. With no further clock pulses, 164-1 and 164-2 now hold the 12 parallel bits of signaling and channel assignment. The clock pulses to

164-3 provide for the serial-to-parallel conversion of the data words. The data words will continue to be converted until another D9 pulse begins the cycle again.

Decomposition of DDR frame

After signaling and channel assignment have been removed, the DDR frame consists of fill, voice data, and dedicated data words. A fill inhibit line (connected to pins 2 and 4 of NA-1) is high during the reception of fill bits. With this line high, the 82SO9s are disabled, and the fill words are ignored.

With the fill removed, only valid data words remain in the DDR frame. The frame, then, must be broken into these words which vary in length. L (the number of bits in the next serial data word) is loaded into counter 191-2. As each clock pulse occurs, 191-2 decrements by 1, and 164-3 shifts the next data bit in. When the correct number of bits have been converted into a parallel word, pin 12 of 191-2 goes high. This causes S2 to issue a write pulse to the 82SO9 that is in the write mode. The correct 82SO9 is given the pulse by a combination of gates on A1, A2, and NA-1. The load pulse also increments the address to the write 82SO9 and loads the next L into 191-2.

Write sequence

As with any time-sharing scheme, the T/S of the 82S09s is based on a single gate. In this case, the gate is a section of 112-1. This F-F is wired for toggle operation and changes state on the D9 pulse. The Q and \overline{Q} of 112-1 are

then sent to pin 1 of A2 and pin 13 of A1. These connections enable the write pulses to the correct 82S09. Q and \overline{Q} of 112-1 also are connected to the select pins of 157-1,2,3, and 4. In this way, the type of address (read or write) is enabled to each RAM.

The address to a RAM in the write mode need only change after a word is loaded. Therefore, unless there are 48 active channels, the write mode counter will not span its range of 1 to 48. This address generation is provided by the combination of counters 161-1 and 161-2. These counters are reset on the D9 pulse and are incremented every time a word is loaded.

Read sequence

The read sequence is only a scanning of a RAM's contents. This scan just presents each 8-bit word at the bit stream decoder's output. Each word is valid at the output for $\frac{1}{48}$ of a frame.

The section of the bit stream decoder that provides the addresses for the read scan is similar to the address generator contained in the voice switch. The 1.544 MHz clock toggles pin 1 of JK-1. Pin 12 of JK-1 then toggles pin 5 of JK-1. These two sections of JK-1, in conjunction with two gates of NA-2, generate System Latch 2 at pin 3 of NA-2 and System Latch 1 at pin 6 of NA-2. These latch lines provide common timing for the entire receive side of the DDR. The actual read addresses are generated when pin 8 of JK-1


clocks 161-3. This counter coupled with both F-Fs contained on JK-2 generates the six read address lines. As with the write addresses, the read addresses are reset on the D9 pulse.

4.8 Voice Switch

The function of the voice switch is the detection of speech in each of the 48 incoming voice channels of the DDR. The theory of operation is the same as that described in [10]. Briefly, the voice input is rectified and compared with a threshold called TH. If this threshold is exceeded three consecutive times, the voice switch is turned on for about 170 m sec. The rectified voice input is used to establish two thresholds, TL and TH. TL is adjusted such that between 3 1/3% and 5% of the voice samples exceed TL when the voice switch is off. This sets TL just below the noise peaks. TH is set 7 levels above TL so that it rides just above the noise. More details are available in [10].

The available inputs to the voice switch are the 1.544~M Hz clock, the frame reset pulse $(\overline{AD9})$, and the voice data consisting of 8 parallel bits per word. The outputs include the voice switch output, address lines, and several timing pulses. The voice switch output goes "hi" when speech is present on a channel.

A block diagram of the circuit that adjusts the thresholds is shown in Figure 4.37. The channel address lines count from 0 to 47 during each frame allowing 4 clock pulses for each voice data word. The input voice data is rectified by simply dropping the sign bit. First, TL is read from an 8 bit x 48 word RAM. The input is compared with TL for 1200 frames and the number of times TL is equaled or exceeded is accumulated in




another RAM. Every 1200 frames (150 m sec) this sum is compared with 40 and 60. TL is incremented by one if 60 is exceeded, and decremented by one if 40 is not exceeded. TH is then generated by adding 7 to TL.

A block diagram of the circuit that detects the voice and generates the output is shown in Figure 4.38. The input voice data is compared with TH for each channel. The output of the comparator goes through the AND gate and is incremented by the adder/latch/RAM setup. When the output of the RAM reaches 3, the AND gate is turned off preventing further counting past 3. As soon as the voice data fails to exceed TH, the latch and RAM are reset to zero and the process begins again. Thus the output of this circuit goes low after three consecutive voice data words exceed TH.

This output is used to reset a 6 bit latch which in turn resets a 6 bit RAM. The 6 bit output of the RAM is NANDed to give the final voice switch output. The voice switch output, when hi, allows the 6 bit adder/latch/RAM to count up from 0 to 63. This takes about 167 ms. The voice switch is then turned off and awaits the next occurance of three voice data words that exceed TH. Finally a comparator is used to prevent the adjustment of TL when the voice switch is on and the voice data exceeds a preselected TM.

The implementation of the voice switch is shown in Figure 4.39. The flip flops cl and the NAND gates c2 uses the 1.544 M Hz clock and the $\overline{\rm AD9}$ to generate System Latch #1 and #2.



140

TOT TOTAL

SL #1 goes low during the second quadrant of each channel while SL #2 goes low during the fourth quadrant of each channel. The counter c4 and flip flops c1l generate the channel addresses. Counters c5, c13, c6, and NAND c12 divide by 1200 and generate a low pulse for one frame every 150 ms. This is NORed with SL #2 to generate + and - Reset. It is also NORed with SL #1 which is NANDed with-disable to get-TL update. Counters c7 and c14 divide by 42 to get a 125 s pulse every 5.25 ms called the Timer Pulse. This completes the timing generation.

Invertors c9 and c10 are used to invert the incoming 7 bit voice word since it is received inverted. Comparators c17 and c25 compare the voice input with TL for that channel from ROMS c28 and c30. If the voice data is not less than TL (Vd ≥ TL), the adder/latch/RAM c18, 26, 19, 27, 21, and 22 is incremented. This circuit counts the number of times the voice word exceeds TL during each 1200 frame period. At the end of this 1200 frame period (150 ms), the comparators c7, c8, c31, and c32 compare the number of times TL was exceeded with 40 and 60. If the number was less than 40, the adder/latch/RAM c39, c40, c37, c38, c28, and c30 decrements TL by one. If the number was greater than 60, TL is incremented by one. TH is then generated by adders c35 and c36 by adding 7 to TL. Allowance has also been made to add an additional 48 to suppress echos if required. This signal must come from the local receiver.

During power up, the initial TL is set to 64 using NOR c3 and NOT c10 to prevent noisy channels from locking on.

Latches c37 and c38 are cleared using the power up pulse. The NOR c52 and NOT c46 are used to add one to TL or add all ones to TL thus effectively subtracting one. Once every 1200 frames, latches c19 and c27 are cleared by Reset. The two NOR gates of c52 allow the RAMs c21 and c22 to write when + Reset is high or during the second quadrant of each channel (SL #1). However, if the adders c18 and c26 overflow, writing during SL #1 is inhibited. This concludes the threshold level adjusting circuitry.

Comparators c33 and c34 compare the incomming voice data with TH. If the voice data is less than TH, the AND gate cl5 is off and the latch c44 is cleared. If hi, the AND gate goes hi and the Adder/Latch/RAM increments. When the RAM reaches 3, NAND gate c50-1's output goes low inhibiting further input from the comparator until a low pulse clears the latch. This low pulse also clears the latch c45 in the Adder/latch/RAM c51, c45, c53, c55. This clears the RAM c55 and turns the voice switch on. The voice switch stays on until the Adder/latch/RAM has counted 31 timer pulses each 5.25 ms apart or about 160 msec. Each time the latch c45 is cleared, the counting is restarted. NOR gate c52 and NOT gate c46 are used to replace a one bit adder. When the voice switch is off, AND gate c15-3 inhibits counting and forces the flip flop c49 to a zero. When the voice switch is on, and if TM is exceeded based upon comparators c41 + c42, the flip flop is set high and disables the TL adaptation until the voice switch turns off again. NAND gate c2 lets PPOR enable the adaptation once every ten seconds to

prevent noisy channels from becoming stuck on. This concludes the description of the voice detection and disable circuit.

Figure 4.40 is the basic timing diagram for the voice switch. The relationship between the CLK, AD9, SL1, SL2, and the Address lines is evident. Figure 4.41 shows the Timer Pulse relative to AD9. The Threshold Level Update pulse is also shown relative to AD9. Next the Power up timing is shown. The VCC waveform is the 5 volt power supply system. Next, the output of a Darlington pair and a RC network is shown. When applied to the input of NOT gate c46-6 the next waveform, called POR, is generated. This pulse clears latches c 37 and c 38 and resets flip flop c49. The POR signal is inverted by c46-4 and is shown as POR. This signal is used to set the initial TL level to 64 by forcing the 2nd most significant bit of the RAM c28 to a one. The PPOR is a periodic signal that first enables the updating during power up and later prevents noisy channels from becoming stuck on by allowing an update once every 10 seconds. ·This bulse is generated using a oneshot and NOR c3.





Figure 4.40 Timing diagram for voice switch



4.9 PCM Adaptive Buffer (De-Skew)

The two Tl systems feeding the DDR are synchronized in frequency and phase as far as the line rate (1.544 MHz) is concerned, but there is no correlation between frames. The "distance" is an arbitrary one, determined by the relative times that power is applied to the two Tl systems. To solve this problem a "de-skew buffer" was constructed to insert the proper delay in the PCM path of the second or slave Tl. By periodically sampling the "distance" between framing bits and inserting the needed delay (Δ bits) the skew between frames is eliminated.

A block diagram of the de-skew buffer is shown in Fig. 4.42. The master PCM serial bit stream goes to the master receive (RX"A") card for serial to parallel conversion and sync extraction. All DDR clocks are derived from this sync. The slave PCM bit stream likewise goes to the slave receive (RX"B") card but in doing so, first goes through some delay, Δ . Both framing bits (D9s) from the receive cards go to a phase comparator whose error signal is sampled every 20 msec. This information is used to insert the correct delay ($\pm\Delta$).

Figs. 4.43 and 4.44 show a chip level diagram and a timing diagram, respectively of the de-skew buffer. The de-skew buffer consists mainly of a fast 256 bit x l bit static ram a-46 (FAC 93421) which will act as a variable 0-192 bit FIFO. For any delay the write and read addresses will be different. The write address is determined by the two 74LS161 (a-36 and a-37) up counters. During write time (R/\overline{N}) this address is added by





Figure 4.42 De-skew buffer






Figure 4.44 De-skew buffer timing diagram

a-44 and a-45 (74LS83) to the address put out by the up/dn error counters, a-34 and a-35 (74LS193) for the correct write address.

It should be noted that all 256 bits of the RAM address are used, one can think of the delay as read and write "chasing its tail" by a distance equal to the skew of the framing bits in their respective PCM bit streams. The error counters, a-34 and a-35, are controlled, <u>i.e.</u>, driven up or down by the error signal derived from the phase detector (MC4044) a-33. The phase detector continually looks at A-D9 and B-D9, except during reframe, deriving an error signal that can have one of three states: (+) error, (-) error or 0 error. This error signal is converted to a start and stop pulse by a-27 (74LS00) and fed to two R-S flops, a-28 (74LS74). These flops are sampled about every 20 ms by a-39 (555) and if there is an error, enables the

clock to either clock up or down the error counters, a-34 and a-35, for the appropriate counts. This is accomplished by the action of a-41 (74LS10). The reason for sampling the error signal is to prevent instability of the loop during correction. If both receive cards (A-RX and B-RX) have frame, pins 2-a-26 and 5-a-26 will be high (1) allowing the phase comparator 2-33 to look at both A-D9 and B-D9 to derive an error signal.

Every 20 ms a-39 (555) presets flop a-28/2 (74LS74); this releases flop a-28/1 from clear. If there is an error a start pulse from a-27/2 will preset flop a-28/1 which allows clock to be ANDed via a-41/1 or 41/2 -- which is determined by the phase detector a-33 -- to the correct error counter clock input

(up or down) a-34 and a-35. While the error counter is counting its outputs are held off by $\overline{\mathbb{Q}}$ of a-28/1 via a-26/3, the 20 ms sampling rate allows the slave receive card (B-RX) to reframe after correction and stabilize before the next sample is taken. Any residual error will be eliminated by the ensuing samples. During the time of any error an LED on the board called the "slip-alarm" will light. Normally, alignment of both frames occurs in about two sample times (\sim 40 ms) after system turn-on. The two "one-shots" a-47/1 and 47/2 are used to put the write ($R/\overline{\mathbb{N}}$) strobe in the "clear" (no race with ϕ_1). D flops a-38/1 and a-38/2 are used to invert the RAM output ($\overline{\mathbb{D}}_0$) and clock it in time with ϕ_2 . Notice in the timing diagram (Fig. 4.40) that there is skew between \overline{RAM} out and PCM out, which is equal to 2 bits of RAM, so the total RAM length can be thought of as 258 bits.

4.10 Signal Extraction


Signaling is available at the receive card at all times, i.e., Signal Highway #1 and #2 output signal bits at the appropriate channel times (this is true for both A-RX and B-RX cards). The receive card registers are updated every #6 frame and #12 frame time. It is our desire to accumulate all 96 signal bits (2 per channel x 48) and deliver them to the output multiplexer card in groups of 8 bits where they will be output in blocks of 8 bits per frame. Figs. 4.41 and 4.42 show the signal extractor circuit and a timing diagram for the signal extractor, respectively. During frame #12 we sample (al8) all 96 signal bits and store them in buffer register a-ll/l, while at the same time, we output 8-bit parallel groups (a-19) to the output multiplexer cards R+L. There are two clocks, one is a burst of 96 pulses which occurs only every frame #12 time during D2 and D3 times of each channel. The second clock is a continuously occurring burst of 8 pulses which occur during D5 through D8 times every channel and frame time. During frame #12 the signal bit selector (a-18) is caused to scan all four signal highway buses each channel time by the action of counter a-10 which is clocked by the burst of 96 pulses. The 96 signal bits are clocked in and subsequently clocked out of the buffer register a-ll/l by a composite of both clocks (3 - a-20/1). The signaling data is delivered in 8-bit parallel words by the serial to parallel converter a-19. The "D" flop a-2/1 is used with a-9 to develop the 96 burst clock.

4.11 PCM Delay

In the DDR it is desirable to delay the PCM data going to the ADPCM encoder. This delay reduces clipping, at the "front end" of the speech passage, by the voice switch. The PCM delay consists of a 4096x8 bit mos RAM memory with read/write addressing such that any number of words delay (up to 4096) may be selected.

Figures 4.45-4.51 diagram the operation of the PCM delay. The read address is derived from the summing of the 12-bit up counter string b48, 47 and 46. With the hexadecimal switches b1, 9 and 17, by adders b38, 39 and 40. During write the switch input to the adders is zeroed by ADDZ at b54, 55 and 56 (78LS08). This delay addressing scheme is, in essence, chasing its tail backwards around the 4096 bit "circle"; $\underline{i} \cdot \underline{e} \cdot$, the bit delay is equal to $4096 - (R_{add} - W_{add}) + 1$. The +1 is caused by the (74LS175) latch b33 and 41 delay. Since the TMS4060 MOS RAM is dynamic, the chip enable CE is required to cycle from 0 to +12 volts. This is accomplished by clock driver b53 running at twice the write clock speed (see drawing). The two one-shots, b37/1 and 37/2 are used to put the R/\overline{W} pulse "in the clear".

The combiner portion of this circuit is made up to two 74LS157 selectors b25 and b26. They alternately look at both T_1 -A and T_1 -B receive card outputs during one channel time. This data (8-bit words) is furnished to the delay RAM and to the undelayed latched b34 and b42. The one-shot b44 is used to strobe the latches for correct voice switch timing.






Figure 4.46 Signaling extractor timing





Figure 4.47 Functional diagram of the PCM delay








Figure 4.49 Circuit drawing #1 for PCM combiner/delay buffer



THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDC






Figure 4.51 Circuit diagram #3 for PCM combiner/delay buffer

4.12 Transmitter Compute L Board (Board j)

The purpose of the transmitter Compute L board is to compute the number of bits to be allocated to each active channel. The card also formats the results of the computation for output to the multiplexer and predictive encoder cards.

Computation Section

It is the job of the computation section to determine the number of bits that will be allocated to each active voice channel. Appendix D lists the number of bits that will be assigned to the active voice channels as a function of the number of active voice channels and the number of data channels.

Notice that if the number of data and voice channels combined exceeds 22, a certain number of the voice channels receive from 3 to 7 bits per channel and the remaining voice channels receive 1 plus this number of bits (although sometimes all of the active channels receive the same number of bits). This scheme insures that all of the available bits in a frame are used.

The following definitions and equations describe the algorithm used to compute the number of bits assigned to each channel.

Input and Output Variables

- NACH = Number of Active voice CHannels for next frame to be processed by the multiplexer and predictive encoder cards (obtained from channel assignment).
- NDC = Number of Data Channels (obtained from thumbwheel switch on Compute L board).

- L = Number of bits allocated to first NL (see below)
 active voice channels.
- NL = Number of active voice channels receiving L bits per channel (remaining (NACH - NL) channels receive (L + 1) bits per channel).

Internal Variables

BITSA = 180 - (NDC * 8) --- Total number of BITS Available to the active voice channels.

ACC = Active Channel Counter

BITC = BITS available Counter

LI = Value of L Internal

Equations used by Compute L

L = MIN (8, BITSA/NACH)

NL = Remainder of BITSA/NACH division (or equal to NACH if remainder is zero).

Fig. 4.52 is a block diagram which illustrates the structure of the transmit Compute L card. During D9, BITC (counters J-42 and J-50) are loaded with -BITSA (1'S complement). This value is obtained from the thumbwheel switch and the 4 bit adder J-43. Also ACC (counters J-19 and J-27) is loaded with - NACH (1'S complement) and L1 (counter J-11) is set to zero.

After this preloading sequence the following occurs. On each negative transition of $\phi 2$,BITC and ACC are indexed by one. On the following negative transition of $\phi 1$ if ACC is not equal to -0 nothing




Figure 4.52 Major data paths for transmit compute L board

occurs. If however ACC is equal to -0,LI is indexed by one (note LI cannot count beyond 8) and ACC is re-loaded with -NACH. This sequence of binary division by subtraction continues until one of the following occurs:

- A) L reaches 8 --- (fewer than 22 data and voice channels). No action is taken except that L is inhibited from counting beyond 8. Note that ACC and BITC will continue counting until condition B) below is reached.
- B) BITC reaches -0 --- This indicates that more than 22 data and voice channels are active (provided that condition A above has not been met). When this occurs BITC and ACC are inhibited from counting (although ACC may re-load itself on the next negative \$\phi\$1 transition if it is currently equal to -0). At this time ACC contains the negative of the number of channels that will receive L bits per channel (NL) and LI contains the value of L.

Regardless of which condition is reached first, by the end of the frame LI will contain L and ACC will contain -NL.

Output Section

During D9 the variables LI, and NL from the last frames computation are contained in the computational section. During D9 these values are transferred to the output registers. The following paragraphs describe how these values are passed on to the multiplexer and to the predictive encoder.

The output stages for this section are loaded by the negative transition of D9 anded with \$2. The counters loaded by this condition are L0 (L Output -- counter J-10) and NLO (Number at L Output -- counters J-18 and J-26). D9 also sets a D-flop in package J-49 which allows the loading of DCSC (Data Channel Start Counter -- Counters J-33 and J-41). Note also that the number of data channels selected by the thumbwheel switch is delayed by one frame (this is currently unnecessary but is necessary if at some time in the future the setting of this thumbwheel switch will control the number of data channels on the recieve Compute L card).

The basic clock signal for this section is generated by the D-flops in package J-44 and is called CAS (Channel Acquisition Strobe). There are 48 CAS pulses in a frame. The CAS pulses are 1 slow clock long and are 4 slow clock pulses apart.

When CAS is valid, a signal called ACT (Active Channel) is supplied to the card by channel assignment. ACT is high to indicate that the channel slot being "looked at" by the multiplexer and predictive encoder is to be occupied by an active voice channel.

During CAS if ACT is low nothing occurs. If, however, ACT is high the following occurs. If D-FLOP J-49 is true, DCSC is loaded with the output of 4-BIT adder J-34 and some constant BITS. The resultant value is equal to (NDC - 49). Otherwise DCSC and NLO are indexed by one. Should DCSC reach - 0 the output multiplexer J-9 is set to output a constant binary 8 and the signal DCS (Data Channel Section) goes valid for the remainder of the frame.

When NLO reaches -O a D-flop in package J-49 is set. The output of this D-flop is called ACT 1. ACT 1 in turn reenables ACT so that NLO will be indexed by the next CAS pulse. This will remove the carry out condition that initially set ACT 1. ACT 1 is itself gated by CAS and the result is used to enable LO to index from L to L + 1 during the CAS pulse following the initial carry out of NLO. The delay insures that LO is indexed after the NL'th active channel has been sampled. Note again that LO cannot exceed 8. During this time the output of LO is selected for output by multiplexer J-9. LO is outputed as the value of L until the DCSC counter reaches -O as described previously.

The number of data channels selected by the thumbwheel switch one frame previously is output on the lines NDC1, NDC2, and NDC4 during the output frame.

In conclusion it has been shown how the Compute L transmit card takes in values representing the number of active voice channels and the number of data channels in a given frame. During the following frame the results of the computation of the previous frame are formatted for output to the multiplexer and to the predictive encoder.

4.13 Receiver Compute L Board (Board T)

The purpose of the receiver Compute L board is to compute the number of bits to be allocated to each active channel. The card also formats the results of the computation for output to the Bit Stream Decoder and to the Quantizer Decoder.

Computation Section

It is the job of the computation section to determine the number of bits that will be allocated to each active voice channel. Appendix D lists the number of bits assigned to the active voice channels as a function of the number of active voice channels and the number of data channels.

Notice that if the number of data and voice channels combined exceeds 22, a certain number of the voice channels receive from 3 to 7 bits per channel and the remaining voice channels receive 1 plus this number of bits (although sometimes all of the active channels receive the same number of bits). This scheme insures that all of the available bits in a frame are used.

The following definitions and equations describe the algorithm used to compute the number of bits assigned to each channel.

Input and Output Variables

- NACH = Number of Active voice CHannels for next frame to be processed by the bit stream decoder (obtained from channel assignment.
- NDC = Number of Data Channels (obtained from thumbwheel switch on Compute L board).

- L = Number of bits allocated to first NL (see below)
 active voice channels.

Internal Variables

BITSA = 180 - (NDC * 8) --- total number of BITS vailable to the active voice channels.

FILL = Number of unused bits in the frame.

ACC = Active Channel Counter

BITC = BITs available Counter

FILLI = Internal FILL latch

LI = Value of L Internal

Equations used by Compute L

L = MIN (8, BITSA/NACH)

NL = Remainder of BITSA/NACH Division (or equal to NACH if remainder is zero).

FILL = MAX (O, BITSA - (NACH *8))

Fig. 4.53 is a block diagram which illustrates the structure of the Compute L card. During D9, BITC (counters T-39 and T-46) are loaded with -BITSA (1's complement). This value is obtained from the thumbwheel switch and the 4 bit adder T-30. Also ACC (Counters T-3 and T-11) is loaded with -NACH (1's complement) and L1 (counter T-35 and T-11) is set to zero (exception: L1 is set to 8 if NACH = zero).




Figure 4.53 Major data paths for receive compute L board

After this preloading sequence the following occurs. On each negative transition of $\phi 2$,BITC and ACC are indexed by one. On the following negative transition of $\phi 1$ if ACC is not equal to -0 then LI is indexed by one (note LI cannot count beyond 8) and ACC is re-loaded with -NACH. This sequence continues until one of the following occurs:

- A) L reaches 8 --- should L reach 8 (fewer than 22 data and voice channels) FILLI (latches T-37 and T-45) are loaded with the contents of BITC. This is done because BITC contains the negative of the number of unused bits in the frame (the number of FILL bits). The reason that LI is pre-loaded with a constant 8 if NACH = zero is so that L will reach 8 instantly to give the proper value of FILLI (= -180). Note that counters ACC and BITC will continue to count until condition B) (see below) is reached.
- B) BITC reaches -0 --- this indicates that more than 22 data and voice channels are active (provided that condition A above has not been met). When this occurs BITC and ACC are inhibited from counting (although ACC may re-load itself on the next negative of transition if it is currently equal to -0). At this time ACC contains the negative of the number of channels that will recieve L bits per channel (NL) and LI contains the value of L.

By the end of the frame LI will contain L. FILLI will contain the negative of the number of FILL bits and ACC will contain -NL.

Output Section

During D9 the variables FILLI, L1, and NL from the last frames computation are contained in the computational section. During the negative transition of D9 anded with ϕ 2 these values are transferred to the output registers. The following paragraphs describe how these values are passed on to the bit stream decoder.

Bit Stream Decoder

The Bit Stream Decoder requires the 4 bit binary value of L (called SL) for the channel it is descrializing and a signal called -FILLN which is low to indicate that the channel the Bit Stream Decoder is descrializing is a non-active channel (FILL). The bit stream decoder supplies a narrow active high clock pulse called RCLK to indicate that it has sampled SL and -FILLN. This pulse is extended out by the D-flops in package T-1 to be one slow clock period long. This clock is used to update the output control counters for SL and -FILLN. This extended pulse is called RCLKB.

During D9 counter FILLO (FILL Output counter -- packages T-36 and T-44) is loaded with - (number of FILL bits/4). This value is present in FILLI at this time. Also NLS (Number at L serial --- counters T-20 and T-28) is loaded with -NL (present in ACC at this time). The value of L is also clocked into SLO (Counter T-34) at this time (obtained from LI).

During the trailing edge of D9 6-bit latch T-26 is clocked. This effectively delays -NACH by one frame. This delayed -NACH is loaded into SVCC (Serial Voice Channel Counter -- packages T-19 and T-27) on the next negative transition of (D9 & \$1).

On the trailing edge of D9 D-flop T-51 is clocked. Its' data input is tied to the most significant bit of SLO. The Q-not output of this flop provides the -FILLN signal which indicates that there are some FILL bits in the frame. When FILLN is set, the following occurs. During the negative transition of \$2\$ anded with RCLKB counter FILLO is indexed. If the result is less than -0 nothing occurs. When FILLO reaches -0 the carry out of this counter resets FILLN. Note that the FILLN signal causes the 2 to 1 multiplexer in package T-33 to select a constant binary 4 to output to the Bit Stream Decoder. Since FILLO contains the value -(FILL/4) this results in the bit stream decoder ignoring the first (FILL/4) bits in the frame.

After FILLN goes false (or at the start of the frame if FILLN was false initially) the multiplexer is addressed to look at the output of SLO. SLO initially contains the value of L (see above). After the negative transition of RCLKB anded with $2 anded with -FILLN the NLS and the SVCC counters are indexed by 1. If the result in the NLS counter is less than -0 nothing occurs. Should NLS reach -0 the SLO counter is indexed by 1 (it cannot exceed 8 however) and this becomes the new value of SL (equal to L + 1).

The multiplexer continues to output the value in the SLO counter until SVCC reaches -0 (this will always occur in a frame since there are always 49 RCLK pulses in a frame). Remember that SVCC initially contained the value -NACH for this output frame. Therefore when SVCC reaches -0 this signifies that all the voice channels have been processed and the remaining channels are data channels. The carry out signal of SVCC forces the multiplexer to select a constant binary 8. This is

done to insure that all data channels are allocated 8 bits. The constant 8 is output until the start of the next frame when the above process repeats itself.

Quantizer Decoder

During the frame following the outputting of SL to the Bit Stream Decoder the same L (same means that the same number of active voice channels recieve L bits) is output to the Quantizer Decoder. In order to do this however the results of the initial computation must be stored for an entire frame and then transfered to the output stage. This delay for L is accomplished by counter T-43 (actually used just as a gated edge triggered latch) and delay for NL is handled by counters T-4 and T-12 (this is currently unnecessary but is needed if the NDC information is transmitted in the serial bit stream at some time in the future).

The output stages for this section are loaded by the negative transition of (D9 and ¢2). The counters loaded by this condition are LO (L Output -- counter T-42) and NLO (Number at L Output -- counters T-5 and T-13). D9 also sets a D-flop in package T-53 which allows the loading of DCSC (Data Channel Start Counter -- counters T-21 and T-29).

The basic clock signal for this section is generated by the D-flops in package T-55 and is called CAS (Channel Acquisition Strobe). There are 48 CAS pulses in a frame and they are 4 slow clock pulses apart. When CAS is valid, a signal called -RACT (Receive Active Channel) is supplied to the card by channel assignment. -RACT is active low to indicate that the channel slot being "looked at" is to be occupied by an active voice channel.

During CAS if -RACT is high nothing occurs. If however - RACT is LOW the following occurs. If D-flop T-53 is true, DCSC is loaded with the output of 4-bit adder T-23 and some constant bits. The resultant value is equal to (NDC - 49). Otherwise DCSC and NLO are indexed by one. Should DCSC reach -O the output multiplexor T-41 is set to output a constant binary 8 and the signal DCS (Data Channel Section) goes valid for the remainder of the frame.

When NLO reaches -0 a D-flop in package T-53 is set. The output of this D-flop is called ACT 1. ACT 1 in turn re-enables ACT so that NLO will be indexed by the next CAS pulse. In this way, the carry out condition that initially set ACT 1 will be removed. ACT 1 is itself gated by CAS and the result is used to enable LO to index from L to L + 1 during the CAS pulse following the initial carry out of NLO. This one CAS period delay of NLO's carry out is necessary because the first CAS in a frame is used solely to load DCSC. The delay insures that LO is indexed after the NL'th active channel has been sampled. Note again that LO cannot exceed 8. During this time the output of LO is selected for output by multiplexer T-41. LO is output as the value of L until the DCSC counter reaches -0 as described previously.

The number of data channels selected by the thumbwheel switch two frames previously is output on the lines NDC1, NDC2, and NDC4 during the output frame.

In conclusion it has been shown how the Compute L card takes in values representing the number of active voice channels and the number of data channels in a given frame. During the following frame the results of the previous frame's computation are output to the Bit Stream Decoder. During the frame following this (2nd frame after NACH and NDC were used for computation) the same results of the initial computation are output to the Quantizer Decoder.

APPENDICES

2	Reciprocal	0710	9	.0620	.0544	.0510	.0460	.0432	.0400	.0344	.0330	.0310	.0262	.0244	.0230	.0215	.0200	0162	.0154	.0144	.0131	.0122	.0114	9010.	.0100	.0071	9900.	.0062	.0054	.0051	.0046	.0043	
ppe	Limit	220	230	244	270	310	330	350	400	440	460	510	560	620	99	720	000	0	140	220	340	440	540	640	000	200	600	440	700	100	300	500	
an	Size (Decimal)	2304	43	62	93	20	45	71	60	09	86	24	88	40	91	42	19	21	72	049	177	280	382	484	638	843	945	660	355	560	764	69	
Range	Number (Decimal)	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	20	51	52	53	54	55	99	57	28	59	09	61	62	
_											_		_			_					•		_						_				-
nge	pr	6200	.5400	.4400	.3100	.2200	.1400	.0640	.0000	.7100	.6600	.6200	.5440	.5100	.4600	.4320	.4000	.3440	.3300	.31000	.26200	.2440	.2300	.2150	.2000	.1620	.1540	.1440	.1310	.1220	.1140	106	.1000
er ge Range	mit Reciproca	110 1.6200	114 1.5400	122 1.4400	134 1.3100	144 1.2200	154 1.1400	164 1.0640	200 1.0000	220 0.7100	230 0.6600	244 0.6200	270 0.5440	310 0.5100	330 0.4600	350 0.4320	400 0.4000	440 0.3440	460 0.3300	510 0.31000	560 0.26200	620 0.2440	660 0.2300	720 0.2150	000 0.2000	100 0.1620	140 0.1540	220 0.1440	340 0.1310	440 0.1220	540 0.1140	640 0.1064	000 0.1000
Upper ange Range Range	Limit Reciproca	144 40110 1.6200	52 40114 1.5400	64 40122 1.4400	84 40134 1.3100	00 40144 1.2200	16 40154 1.1400	32 40164 1.0640	56 40200 1.0000	88 40220 0.7100	04 40230 0.6600	28 40244 0.6200	68 40270 0.5440	00 40310 0.5100	32 40330 0.4600	64 40350 0.4320	12 40400 0.4000	76 40440 0.3440	08 40460 0.3300	56 40510 0.31000	36 40560 0.26200	00 40620 0.2440	64 40660 0.2300	28 40720 0.2150	024 41000 0.2000	152 41100 0.1620	216 41140 0.1540	312 41220 0.1440	472 41340 0.1310	600 41440 0.1220	728 41540 0.1140	640 0.1064	048 42000 0.1000

APPENDIX A - Range distribution

APPENDIX B - The adaptation strategy

Output	Word	Range Number Adaptation
0 - 7 -	6 13	+14 +13
14 - 20 -	19 25	+12 +11
26 - 32 -	31 36	+10 + 9
37 - 42 -	41 45	+ 8 + 7
46 - 50 -	49 52	+ 6 + 5
53 - 56 -	55 58	+ 4 + 3
59 - 62 - 66 -	1000	+ 2 + 1 - 1
191 - 195 - 198 - 201 -	197 200	+ 1 + 2 + 3 + 4
204 - 207 - 211 - 215 -	210	+ 5 + 6 + 7 + 8
220 - 225 - 231 -	230	+ 9 +10 +11
237 - 243 - 250 -	249	+12 +13 +14

APPENDIX C

μ255-to-linear Code Conversion Table for PROMS

The following tables were generated using an AGT 30 computer. The PROM dl contains the 8 least significant bits of the two's complement linear output while PROM d3 contains the 6 most significant bits.

VER 1

REV

PROMD1

123 * TABLE FOR U255 TO LINEAR CONVERSION (OCTAL)

8 25114 OCTO OCTA

* THE TABLE CONTAINS THE OCTAL ADDRESS ,INVERTED PC

FOLLOWED BY TWOS COMPLEMENT DATA

THEN UNINVERTED PCM AND YHAT+33 PER GREY BOOK P411

FIRST IN OCTAL THEN IN DECIMAL 456710 , INVERTED PCM, NEW TABLE 377:000 11111112222222223333333334444444555555555666666666 3579135791357913604826048260482620864208642083333444445555556667778899990011122344567889012222 912345678991234567899123456789912334567899

12 OCT 77

PROMD	l VER	1	REV	12	OCT	77	
1234567111111111222222222333333334444444445555555566666666	33377777777777777777777777777777777777		**************************************	567135713571357135726262626262626262644444444444444444999		5678901234567890100000000000000000000000000000000000	64240628406284802468802468024686048260482

PROMD1	VER 1	REV	12 OCT	77	
123456711123456701234567012345666666666666666666666666666666666666	2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0	7 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	000000000000000000000000000000000000000	990123456789012345678901234567890121111111122234567890123413334567890111111111111111111111111111111111111	6420864208642406284062840628435791357913604826048 92580369247032839406172349506333334444455555666777888999 467801235333334444455566666777778

PROMD1	VER 1	REV	12 0	CT 77	
221 121 121 121 121 121 121 121 121 121	031 037 137 133 137 133 131 131 131 131 131 1	**************************************	22234444444444444444444444444444444444	11111111111111111111111111111111111111	26044826208642086424062840628406284802468802468802468021111223445678890122222222333333444444455555666777788889999

PRUMD1	VER 1	REV	12 00	C'F 77	
765432197676543219767679767767767767767767767767767767767	2011 2011 2011 2011 2011 2011 2011 2011	12222222233333333344444556666777770011122334455667000000000000000000000000000000000	70123456701234567135713571357135726262626262626262626262626262626262626	7890123456789012345678901234567890123456789012345655555	8604826048262086420866420864240628406284

GEORGIA INST OF TECH ATLANTA DIGROUP DATA REDUCTION SYSTEM. (U) JUN 78 J B O'NEAL AD-A056 986 F/G 17/2 F30602-75-C-0118 NL UNCLASSIFIED RADC-TR-78-139 3 OF 3 AD A056986 END DATE FILMED
9 -78

PROMD3	VER 1	REV 12 00	CT 77	
1	BLE FOR 114 OCT E TABLE LLOWED I EN UNIN RST IN (U255 TO LINEAR CONTAINS THE CONTAINS THE COMPLET FOR AND COMPLET FOR AND COTAL THEN IN 1	R CONVERSION CONVERSIO	ON (OCTAL) ESS ,INVERTED PCM, ER GREY BOOK P411
10	TABLE 000 000 000 000	1357135714444444444444444444444444444444	0123456789012345678901234567890123444444444444444444444444444444444444	357 357 31357

PROMD	3	VER	1	REV	12	OCT	77	
123456711111111222222223333333333344444444555555556666666666	3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	00000000000000000000000000000000000000		**************************************	10065700 100665700 10006671300 1000677770 100077770 1001112620 1001112620 1001112620 10011360 10011360 10011360 10011360 10011360		44444 5555555555566666666666677777777777	642440628406284802468024680246802468024826048260

PROMD	3	VER	1	REV		12	OCT	77	
123456711111111122222222233333333334444444445555555556666666666	22222222222222222222222222222222222222	312 312 313 314 314 315 316 317 317 317 317 317 317 317 317 317 317		**************************************	055700 056700 0667100 0777706200 111626200 111236200 111236200 111236200 11126200 11126200 11126200 11126200 11126200	66666666666666666666666666666666666666		90123456789012345678901234567890123456789012 11111111111111111111111111111111111	6420864208642406284062840628435791357913579136048260489258036924703283940617284950633333444445555666777888999

PROMD3	VER	1	REV	12	OCT 77	
1234567111234567112345666666666666666666666666666666666666	77777777777777777777777777777777777777		12345670123456	626262644444444444444400000000000000000	34567890123456789012345678901234567890123456789012345678901234567890123456	260482620864208642406284062840628484024686244680246 001112234456788901223456891246790245780269258258148147 1111111111112222222222333333344445555566677778888999

CANAL TOTAL STATE OF STATE STATE OF STATE STATE OF STATE

PROMD3	VER 1	REV 12 OCT 77	
\$555555544444376543210765444444444444444444444444444444444444	: 043 : 042 : 041 : 040	*317: 02040 *320: 02040 *321: 02240 2112 *3221: 02240 2113 *3224: 022440 2113 *3224: 022440 2114 *33224: 022640 2115 *33224: 022640 *33224: 022740 2218 *33224: 02340 *33224: 033440 2218 *3331: 033440 22212 *33331: 033440 *33331: 0335440 22223 *33331: 033640 *33336: 033740 222334333340 *33336: 033640 *33336: 033740 *33336: 033740 *33336: 033740 *33336: 033740 *33336: 033740 *33336: 033740 *33336: 033740 *33336: 033740 *33336: 033740 *33336: 033640 *3336: 033640 *3336: 033640 *3336: 033640 *3336: 033640 *3366: 033666700 *33667: 000 *33667: 000 *33667: 000 *33667: 000 *33661: 116000 *33662: 116000 *33662: 116000 *33663: 1122000 *33665: 1132000 *33667: 11366000 *33667: 11360000 *33667: 11360000 *33667: 113600000000000000000000000000000000000	8604826048262086420864208642406284406284 05284174063962851146925880369247032839406172849506 001112334556678890123467801235679024792570257025702570257025702570257025702570

		0 DATA	CHANN	ELS .			
NACH		BIT	S PER	CHANNEL			FILL
	3	4	5	6	7	8	
0123456789012346789012346789012346789012346789012346789012346789012346789012346789012346789012346789012346789012346789000000000000000000000000000000000000	4 8 12	5 10 15 20 25 30 35 40 42 39 36	6 12 18 24 30 36 32 20 10 11 12 8 4	2 9 16 23 30 25 20 15 10 5 0	14 12 20 24 15 12 6 0	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 19 12 5	180 172 104 156 148 140 132 124 116 108 100 92 84 76 68 60 52 44 36 28 20 12 4
48	12	30					

1 DATA CHANNEL

NACH		BITS	PER CHA	IINEL			FILL
	3	4	5	6	7	8	
0 12345678901123145671890122345672334567890142344567	4 8 12 16	3 8 13 18 23 22 33 38 40 37 34	2 8 14 20 26 32 32 32 28 24 20 16 12 8	3 10 17 24 27 22 17 12 7 2	4 12 20 22 16 10 4	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 18 11	172 164 156 148 140 132 124 116 108 100 92 84 76 68 60 52 44 36 28 20 12

189

NACH		BITS PI	ER CHAINEL			FILL
	3	4	5 6	7	8	
0 1 2 3 4 5 6 7 8 9 10 11					0 1 2 3 4 5 6 7 8 9 10 11 12	156 148 140 132 124 116 108 100 92 84 76
7 8 9 10 11 12 13 14 15 16 17 18 19 20 12 22 23 24 25 26 27 28 29 30 31 32 33 33 33 33 33 33 34 34 34 34 34 34 34		4 9 14 19	5 12 19 26 6 21 12 16 18 11 24 30 1 28 24 20 16 12 8	14 12 20 13 12 6 0	8 9 10 11 12 13 14 15 16 17 18 19 16 9 2	92 84 76 68 60 52 44 36 28 20 12 4
39 40 41 42 43 44	4 8 12 16 20 24	24 29 34 39 30 33 30 27 24	0			

NACH		BITS	PER CI	IANNEL			FILL
	3	4	5	6	7	8	
0 12 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 31 31 31 31 31 31 31 31 31 31 31 31						0 1 2 3 4 5 6 7 8 9	148 140 132 124 116 108 100 92 84 76 68
		2 7 12 17 22 27 32 37	2 8 14 20 26 28 24 20 16 12 8	0 13 20 23 18 13 8 3	4 12 20 16 10 4	11 12 13 14 15 16 17 18 15 8 1	60 52 44 36 28 20 12 4
38 39 40 41 42 43	4 8 12 16 20 24 28	37 34 31 28 25 22 19	0				

NACH		BITS	PER CI	IANNEL			FILL
	3	4	5	6	7	8	
0 12 3 4 5 6 7 0 9 10 11 12 13 14 15 16 17 18 19 20 21 22 22 23 24 25 26 27 28 29 30 30 30 40 40 40 40 40 40 40 40 40 40 40 40 40	4 8 12 16 20 24 28 32	5 10 15 20 25 30 35 32 29 26 23 20 17 14	4 10 16 22 28 24 20 16 12 8 4 0	7 14 21 20 15 10 5 0	4 12 20 14 8 2	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 14 7 0	140 132 124 116 108 100 92 84 76 68 60 52 44 36 28 20 12

NACH		BITS	PER CH	ANNEL			FILL
	3	4	5	6	7	8	
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 12 22 23 24 25 26 27 28 29 30 30 30 30 30 30 30 30 30 30 30 30 30	4 8 12 16 20 24 28 32 36	3 8 13 18 23 28 33 30 27 24 21 18 15 12 9	6 12 18 24 24 20 16 12 8 4	1 8 15 22 17 12 7 2	4 12 18 12 6 0	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 13 6	132 124 116 108 100 84 76 86 65 44 36 29 12 4
42	30	0					